Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Solder reflow mounting board










Image Number 2 for United States Patent #5373113.

A process for reflow mounting an electronic component includes coating a terminal electrode on a mounting board with a second solder having a second melting point higher than a reflow temperature, placing the mounting board with the electronic component on a mounting land on a conveyor which may be brought into contact with the second solder on the terminal electrode, and heating the mounting board to the reflow temperature. The terminal electrode may be coated with a solder repelling material at a selected dividing area effective for dividing the terminal electrode into a plurality of sections substantially isolated from each other in terms of solder flow. Alternatively, a mounting jig may be used for supporting the mounting board without bringing the second solder on the terminal electrode into contact with the mounting jig.








 
 
  Recently Added Patents
Synchronous rectifier network unit circuit and method
Concentration measuring apparatus for hydrogen sulfide in gas flow, and method for determining sulfide ion
Provision of downlink packet access services to user equipment in spread spectrum communication network
Single-chain variable fragment (scFv) able to recognize and bind CD99 human protein
Optical angular position detection apparatus and method
Pausing multimedia data streams
Power management method for reducing power of host when turning off main monitor and computer system applying the same
  Randomly Featured Patents
Portable fluorescent work light
Slide mechanism
Container safety closure system
Pressure-sensitive adhesive composition and pressure-sensitive adhesive product
Exercise resistance band
Managing connections, messages, and directory harvest attacks at a server
Rack and pinion steering device
Safety cartridge
Pneumatic radial tire with a belt covering layer reinforced with core-sheath composite fiber cords
Methods of forming DRAM arrays