Resources Contact Us Home
Pyramid processor integrated circuit

Image Number 6 for United States Patent #5359674.

Multiresolution (pyramid) filtering is useful in image processing. An IC for implementing a variety of multiresolution filters includes a programmable, symmetric, and separable two-dimensional filter. The input signal to the filter can be an input signal applied to the IC or a combination of two such signals. Circuitry in the IC may be programmed to imply pixel values around the edges of the two-dimensional image signals processed by the filter. The filter provides an output signal as well as each of the unfiltered signals from a tapped delay line of a filter that combines successive lines of the image. The IC also includes an arithmetic and logic unit in which the filtered output signal may be combined with an unfiltered input signal or one of the unfiltered tap signals. If the filter is programmed to produce a Gaussian low-pass filtered image, this image, combined with image data from a center one of the filter taps produces a Laplacian function of the original image.

  Recently Added Patents
Vehicle and method for controlling vehicle
System and method for wireless messaging in a wireless communication system
ESD protection circuit and ESD protection device thereof
Music composition automation including song structure
Transfer formulas
Display system with mounting assemblies and associated methods
Off-line converter with digital control
  Randomly Featured Patents
P-chiral phospholanes and phosphocyclic compounds and their use in asymmetric catalytic reactions
Moisture sensor and control system
Non-volatile semiconductor memory device and fabrication method thereof
Bale bagging apparatus
Packet switched data network (PSDN) having local area network (LAN) interface and overload control method thereof
Hydraulically actuated release mechanism for a clutch
Recording a communication pattern and replaying messages in a parallel computing system
Managing communications involving external nodes of provided computer networks
Flash memory array with increased coupling between floating and control gates
Clocking system for measuring running speeds of track runners