 Image Number 4 for United States Patent #5354713.
The present invention relates to a manufacturing method of a contact of a multi-layered metal line of a highly integrated semiconductor device.The insulating layer between the metal lines is flattened and step coverage is improved by using a SOG layer or polyimide.
|