Resources Contact Us Home
Method for sizing widths of power busses in integrated circuits

Image Number 3 for United States Patent #5349542.

Segments within a power network of an integrated circuit are calculated utilizing information generated during design and placement. The performance of logic blocks within the integrated circuit is simulated to obtain an estimated maximum current requirement for each logic block. After obtaining an estimated maximum current requirement for each logic block, the estimated maximum current flow through each power net segment is obtained by summing the estimated current requirements for each logic block which draws current through the power net segment. Based on this estimated maximum current flow through each power segment, a width for each power net segment is calculated. After widths have been calculated, a check may be made to assure that a predetermined electromigration limit is not exceeded. When projected current flow through a power net segment will result in an exceeding of the predetermined electromigration limit, the width of the power net segment is increased.

  Recently Added Patents
Image forming apparatus and image forming method
Flash drive
Perfume bottle
Method and system for shared high speed cache in SAS switches
Rewriting branch instructions using branch stubs
Secure soft SIM credential transfer
O-space imaging: highly efficient parallel imaging using complementary nonlinear encoding gradient fields and receive coil geometries
  Randomly Featured Patents
Tunneling ferrimagnetic magnetoresistive sensor
Electrode clamp
Vertical nitride read-only memory cell and method for forming the same
Succinate derivatives of 2,5-dimercapto-1,3,4-thiadiazoles
Modified layered fillers and their use to produce nanocomposite compositions
Flexible lighting fixture
Method for producing a microphone module for a hearing aid device
Offset electric stapler
Hacker-proof one time programmable memory
Imidazole 4-carboxamide compounds with adenosine deaminase inhibiting activity