Resources Contact Us Home
Method for sizing widths of power busses in integrated circuits

Image Number 3 for United States Patent #5349542.

Segments within a power network of an integrated circuit are calculated utilizing information generated during design and placement. The performance of logic blocks within the integrated circuit is simulated to obtain an estimated maximum current requirement for each logic block. After obtaining an estimated maximum current requirement for each logic block, the estimated maximum current flow through each power net segment is obtained by summing the estimated current requirements for each logic block which draws current through the power net segment. Based on this estimated maximum current flow through each power segment, a width for each power net segment is calculated. After widths have been calculated, a check may be made to assure that a predetermined electromigration limit is not exceeded. When projected current flow through a power net segment will result in an exceeding of the predetermined electromigration limit, the width of the power net segment is increased.

  Recently Added Patents
Image sensor with improved color crosstalk
System and method for enhanced transaction payment
Rechargeable battery including a channel member
Selected alert delivery in a distributed processing system
Code conversion apparatus, code conversion method, and computer product
Switchable solvents and methods of use thereof
  Randomly Featured Patents
Construction template
Alarm silencing circuitry for photoelectric smoke detectors
Dynamically reassigning a connected node to a block of compute nodes for re-launching a failed job
Color interpolation system and method thereof
Pop-up electrical receptacle unit
Ambient curing water-borne compositions comprising half esters of anhydride polymers crosslinked by epoxies
Vehicle door interior
Vehicle safety and security system
Composite ceramic body and method for producing the same