Resources Contact Us Home
Self arc-extinguishing thyristor and method of manufacturing the same

Image Number 15 for United States Patent #5345095.

A self arc-extinguishing thyristor having a large main current is disclosed. An n-type base layer is formed on a p-type anode layer. The n-type base layer includes in its top center portion a relatively heavily doped p+-type region which is surrounded by p-type region. A p-type base layer is locally coated at its top surface with a relatively thin first n-type emitter layer and a relatively thick second n-type emitter layer. A gate electrode buried in a gate oxide film is disposed on two channel regions and areas around the same. This structure suppresses a current amplification factor of a parasitic thyristor which is formed by the n-type base layer, the p-type region and the first n-type emitter layer, which in turn represses latching up of the parasitic thyristor.

  Recently Added Patents
Method, system and computer program product for verifying floating point divide operation results
Method for fabricating a nitrided silicon-oxide gate dielectric
Electronic devices with voice command and contextual data processing capabilities
Modified binding proteins inhibiting the VEGF-A receptor interaction
Potential separation for filling level radar
Combination immunotherapy for the treatment of cancer
Methods for measuring media performance associated with adjacent track interference
  Randomly Featured Patents
Method of carrying out blood tests
2-alkyl-1H-imidazole-5-carboxylic acids
Fixation and stabilization of metals in contaminated soils and materials
Method and apparatus for depositing a multilayered low dielectric constant film
Self-tuned matching network for high efficient power amplifiers
Flexible telecommunications system architecture
Telephone earpiece extension attachment
Acidizing composition comprising organosilicon compound
Novel cloning vectors for use in streptomyces, escherichia coli and related organisms
Member of compliant material