Resources Contact Us Home
Heterodyne interferometer arrangement

Image Number 3 for United States Patent #5331400.

A heterodyne interferometer arrangement comprises a two-frequency light source, an optical reference branch for producing a reference signal, an optical measuring branch, which includes an interferometer unit causing a phase rotation of the light beams in response to a length to be measured, as well as a measuring transducer arranged at the output of the interferometer unit, and a phase comparator arranged subsequent to the reference transducer and the measuring transducer. In order to minimize linearity errors, the measuring transducer comprises first and second optoelectric measuring transducer units, which respond to light components orthogonal to each other and which are followed by two phase comparators whose output signals represent phase differences between the first or the second measuring signal on the one hand and the reference signal on the other, and a mean value generation circuit whose output signal represents the mean value of the first and second phase differences. The mean value of the phase differences is virtually free from non-linearity.

  Recently Added Patents
Reusing data in user run book automation
Etching method, etching apparatus, and computer-readable recording medium
Coupling device having piercing member
Method for implementing dynamic pseudorandom keyboard remapping
Semiconductor device manufacturing method and device for same
Semiconductor device and manufacturing method thereof
System and method for converting biomass to ethanol via syngas
  Randomly Featured Patents
Illuminant turbulent flow plate
Interposer method of fabricating same, and semiconductor device using the same having two portions with different constructions
Ball fling-out structure with pivoting goals
Tire chain device
Process for the preparation of polyisocyanate prepolymers and polyurethanes having high temperature performance and low hysteresis
Screen and screen element
Wallplate assembly
Method for coating an object made of a vulcanized polyalkylene rubber
System and a method for blocking off processors when communication paths between adapters and a cache memory are determined to be secure