Resources Contact Us Home
Apparatus and method for steering spare bit in a multiple processor system having a global/local memory architecture

Image Number 2 for United States Patent #5327548.

A system and method for managing spare bit steering information in a multi-processor system having a global/local memory architecture. During the system boot cycle one of the multiple processors is selected to test global memory and to configure the steering of the spare bits by bank or the like. Each processor tests its own local memory and defines the associated spare bit steering for the local memory. The global memory spare bit steering configuration information, as well as other global memory configuration information, in the selected processor is distributed to the other processors using registers in a commonly accessible atomic semaphore controller or through a commonly accessible block of global memory. Preferably, the selection of the processor to test the global memory is performed so that no single processor always has the responsibility. In this way, the acquisition of global memory spare bit steering information is not linked to the operative status of any one processor.

  Recently Added Patents
Gaming machine certificate creation and management
Method of forming a power supply controller and structure therefor
Azole derivatives, methods for producing the same, intermediate thereof, agro-horticultural agents
System and method for netbackup data decryption in a high latency low bandwidth environment
Distortion estimation for quantized data
Charging seat having cleaning member
Account and customer creation in an on-line banking model
  Randomly Featured Patents
Static content addressable memory cell
Optical disc drive and focus position control method
Glass substrate for a magnetic disc and process for its production
Trigger spray container with integral straw guide
Optical fiber transmission link having passive, directionally dependent attenuation
Interferon gamma polypeptide variants
Direct memory access method and memory control apparatus
Scalable and improved profiling of software programs
Method and apparatus for transmission of variable rate digital data
Perfume sampler vaporizer