Resources Contact Us Home
Apparatus and method for steering spare bit in a multiple processor system having a global/local memory architecture

Image Number 2 for United States Patent #5327548.

A system and method for managing spare bit steering information in a multi-processor system having a global/local memory architecture. During the system boot cycle one of the multiple processors is selected to test global memory and to configure the steering of the spare bits by bank or the like. Each processor tests its own local memory and defines the associated spare bit steering for the local memory. The global memory spare bit steering configuration information, as well as other global memory configuration information, in the selected processor is distributed to the other processors using registers in a commonly accessible atomic semaphore controller or through a commonly accessible block of global memory. Preferably, the selection of the processor to test the global memory is performed so that no single processor always has the responsibility. In this way, the acquisition of global memory spare bit steering information is not linked to the operative status of any one processor.

  Recently Added Patents
Virtual multi-cluster clouds
Microfluidic cartridge and method of using same
Process for improving the hydrolysis of cellulose in high consistency systems using one or more unmixed and mixed hydrolysis reactors
Pipette device
Nacelle cover
  Randomly Featured Patents
Gas generator
Methods and apparatus to dynamically optimize platforms
Ferrule for an evanescence field sensor line
Bone screw and fastening tool for same
Assembly for binding a boot to a gliding element
Method and apparatus for channel allocation integrity in a communication network
Orthodontic safety headgear
Method and apparatus for setting black level in an imager using both optically black and tied pixels
Lacrosse head pocket
Composite arch structure