Resources Contact Us Home
Stacked chip assembly and manufacturing method therefor

Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.

  Recently Added Patents
Communication system and data transmission method thereof
Optical disc drive having a tray for loading a disc using supporting portions
Treatment of celiac disease with IgA
Area efficient through-hole connections
Method for radiation sterilization of medical devices
Adhesive structure of optical device, adhesion method, and optical pickup device
  Randomly Featured Patents
Luminaire mounting bracket
System and method for selecting a camshaft in an engine having dual camshafts
Silver recovery device
Main field winding and connections for a dynamoelectric machine
Image forming apparatus capable of obtaining stable transfer using a particular transfer roller
Component having a film cooling arrangement
Coin mechanism with coin slot blocking system
Surface treatment structure, contact, sliding, fitting-in and ornamental members, and method for manufacturing the same
Automotive seat system and method of stowing same