Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Stacked chip assembly and manufacturing method therefor










Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.








 
 
  Recently Added Patents
Heating pad
Alterable account number
Organic semiconductor compound, semiconductor device, solar cell and producing method of organic semiconductor compound
Embedded package and method for manufacturing the same
Projection illumination system for EUV microlithography
Method for controlling a motor
Method for conformal plasma immersed ion implantation assisted by atomic layer deposition
  Randomly Featured Patents
Winch
Nutrition bar and process of making components
Apparatus for moving fluids between microplates utilizing two plate transport mechanisms
Acrylate coating material
Lavage instrument
Advertising display
Systems and methods for enhancing situational awareness of an aircraft on the ground
Dual level retractor for oblique or offset impacts
Concrete building module roof form and support apparatus
Charge-coupled device with bi-directional readout through dual, merged readout registers