Resources Contact Us Home
Stacked chip assembly and manufacturing method therefor

Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.

  Recently Added Patents
Single-wavelength correction method for luminescent homogeneous biological assay
Method of analyzing cell structures and their components
Method of transmitting and receiving a paging message in a mobile communication system
Method and systems for detecting duplicate travel path
Systems and methods for dynamically modifying subcriber service profile stored in home location register while roaming in wireless telecommunication networks
Soybean cultivar CL0911610
Method and system for testing indirect bandgap semiconductor devices using luminescence imaging
  Randomly Featured Patents
Abrasive article and method
Process for printing or dyeing cellulose-containing textile material with reactive dyes in aqueous foam preparation containing a quaternary ammonium condensate
Dye tube
Tether for a ball
Clearance measurement system, video clearance measurement vehicle and improved method of performing clearance measurements
Method for endoscopic blood flow detection by the use of ultrasonic energy
Method and apparatus to produce enhanced luminosity on display devices in glare
Erosion resistant soft seated valve trim
High chroma multilayer interference platelets
Engine preheaters