Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Stacked chip assembly and manufacturing method therefor










Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.








 
 
  Recently Added Patents
Inductive antenna coupling
Pet urn enclosure
Sunglasses
Gas cap removal tool
Voltage detection apparatus and combination circuit
Trading related to fund compositions
Liquid crystal display
  Randomly Featured Patents
Catalysts having alkoxide-modified supports and method of increasing the catalytic activity of a catalytic metal
Deodorizing and smell-removing composition and method of using same
Load transfer dowel holder
ITO layer structure
Information recording apparatus and information recording method
Football pet toy
Supplying fluid
Method, apparatus, and kit for onychomycosis treatment
Controller for hybrid vehicle wherein one and the other of front and rear wheels are respectively driven by engine and electric motor
Device for the control of blowing air, turner bar assembly, and printing machine