Resources Contact Us Home
Stacked chip assembly and manufacturing method therefor

Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.

  Recently Added Patents
Stereoscopic display
Closed cell culture system
Semiconductor device with hetero-junction bodies
Semiconductor memory device, method of controlling read preamble signal thereof, and data transmission method
Pixel structure of organic light emitting device
Vacuum cleaner filter adapter ring
Phone messaging using audio streams
  Randomly Featured Patents
Solving a nonlinear equation through interval arithmetic and term consistency
Dual USB port vehicle power adapter
Semiconductor device with groove type channel structure
Non-toxic process for recovery of photographic silver
Method of fabricating array substrate for use in an in-plane switching mode liquid crystal display device
Method and apparatus employing optical emission spectroscopy to detect a fault in process conditions of a semiconductor processing system
Rack for vessels and means for agitating the vessels in the rack
Electronic shelf label systems and methods
Spectrometer, spectrometry, and spectrometry program