Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Stacked chip assembly and manufacturing method therefor










Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.








 
 
  Recently Added Patents
Upper surface of a skateboard deck
Cosmetic/dermatological compositions comprising naphthoic acid compounds and polyurethane polymers
Providing a multi-tenant knowledge network
Electronic device, information processing method, and storage medium
Selecting input/output components of a mobile terminal
Method of analyzing cell structures and their components
Reusing data in user run book automation
  Randomly Featured Patents
Lift mast mounting arrangement and method for removal
Dehydrogenation process using layered catalyst composition
Device and method for producing respiration-related data
Bottle
Printing method based on remaining color toner or ink information
Control system for variable displacement hydraulic pumps
Flexible fixture for locating different types of mass air flow sensor assemblies
Tray carton
Method and apparatus for correlative estimation of a mobile radio channel
Head rests