Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Stacked chip assembly and manufacturing method therefor










Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.








 
 
  Recently Added Patents
Measuring device and measuring method that use pulsed electromagnetic wave
Circuit for and method of enabling communication of cryptographic data
Variants of a family 44 xyloglucanase
Aisle barrier
Power converter for an LED assembly and lighting application
Collaborative computing community role mapping system and method
Soybean variety XB51J12
  Randomly Featured Patents
Method and apparatus for the measurement of gas/liquid flow
Threaded fastener
Method and device for generating white in an interferometric modulator display
Data pre-fetch control device
Closure for sliderless zipper bags
Out-of-head localization headphone listening device
Slide fastener stringer
Triple tray with flexible joint
Method and apparatus for securely booting from an external storage device
Temporary catheter for biopsy site tissue fixation