Resources Contact Us Home
Stacked chip assembly and manufacturing method therefor

Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.

  Recently Added Patents
Powder for layerwise manufacturing of objects
Portable electronic device holder and tether
Random sampling for geophysical acquisitions
Data storage device with surface ornamentation
Methods and compositions for inhibition of neutrophil exocytosis
Terminal for flat test probe
Preparation process of transition metal boride and uses thereof
  Randomly Featured Patents
Footwear (Tokyo)
Display apparatus and flexible substrate
Electronically commutated motor
Football with aerodynamic lace
Garage door radio control transmitter assembly
Image-signal processing device and image signal processing program
Scanning by remotes in multipoint-to-point communication using orthogonal frequency division multiplexing
Golf club shaft and method of producing the same
Clip fixing for retaining thin film
Poly valve system for internal combustion engines