Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Stacked chip assembly and manufacturing method therefor










Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.








 
 
  Recently Added Patents
Method and system for automatically identifying wireless signal quality of a region
Hand mixer
Stool
Bread basket
Methods, systems and apparatus for displaying the multimedia information from wireless communication networks
Evaluation compiler method
Vacuum cleaner filter adapter ring
  Randomly Featured Patents
Systems and methods for monitoring and controlling tractor/trailer vehicle systems
System for converting particulate matter in gasoline engine exhaust gases
Overcoat compositions, oil-based ink compositions, and processes for ink-jet recording using overcoat and oil-based ink compositions
Apparatus for bending glass sheets
Portable electronic device
Integrator with dielectric absorption correction
Mobile phone
Silver peroxide-zinc battery
Cheekstrip apparatus for use with cutting cylinder knives
Lightweight three-dimensional display