Resources Contact Us Home
Stacked chip assembly and manufacturing method therefor

Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.

  Recently Added Patents
Cellulose acylate laminate film, method for producing cellulose acylate laminate film, polarizer and liquid crystal display device
Air driven alternators for battery powered vehicles
Knife grip
Discharge lamp lighting circuit
Tetrazolyl oxime derivative, salt thereof, and plant disease control agent
Notification systems and methods that consider traffic flow predicament data
Compounds, compositions and use
  Randomly Featured Patents
Exercise device for use in the rehabilitative therapy of joint complexes
Retractable wheel flaps for dump trucks
Ring method, apparatus, and computer program product for managing federated search results in a heterogeneous environment
Shaft coupling
Ride on toy dump truck bed
Pendant lamp
Electronic television program guide schedule system and method with scan feature
Hydraulically operated clutch assembly for a motor vehicle having a detachable plug-type connector
Turbine airfoil with near wall cooling