Resources Contact Us Home
Stacked chip assembly and manufacturing method therefor

Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.

  Recently Added Patents
Liquid crystal display device and driving method thereof
Film-forming resins as a carrier for topical application of pharmacologically active agents
Integrated circuit packaging system with an encapsulation and method of manufacture thereof
Device and method including a soldering process
Method for specifying control curve parameters for controlling climatic environmental conditions of climate-controlled enclosed spaces
Inductive antenna coupling
Systems and methods for image stream processing
  Randomly Featured Patents
Process for recovering metals from refractory ores
Phase control ballast
Binding strap
Process for preparing bromo-substituted quinolines
Bumper airbag with multiple chambers
Root control planter
Ratchet type prosthetic lock
Acetabular reamer cup
Method, system and apparatus for dual mode operation of a converter
Connector having a terminal chamber including resilient fastening portion for holding a terminal