Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Stacked chip assembly and manufacturing method therefor










Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.








 
 
  Recently Added Patents
Methods and apparatus for performing multiple photoresist layer development and etching processes
Touch panel structure and manufacturing method thereof
Data feed management
Substituted indolo 4,3 FG quinolines useful for treating migraine
Highly detectable pilot structure
Sending targeted product offerings based on personal information
Communication system
  Randomly Featured Patents
Cutter for electric shaver
Fungicidal 2-acylacetanilide derivatives
Transverse connector for a spinal implant
Provision of cellular/wire-line service
System for securing messages recorded in an IP telephony network
Structure of cam shaft for engine
Stuffed maple leaf toy figure
Method of manufacturing and testing an electronic device, and an electronic device
Overlay targets with isolated, critical-dimension features and apparatus to measure overlay
Seat frame