Resources Contact Us Home
Stacked chip assembly and manufacturing method therefor

Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.

  Recently Added Patents
Semiconductor memory apparatus
Methods and devices for rapid and specific detection of multiple proteins
Optical power measurement method, optical line terminal and optical network unit
Apparatus and method of preventing signal delay in display device
Compositions for inhibiting NADPH oxidase activity
Sitagliptin intermediate compounds, preparation methods and uses thereof
Systems and methods for selective text to speech synthesis
  Randomly Featured Patents
Rocker arm/spring assembly
Air pump pressure control system for inflating pairs of automotive tires
Solid compositions suitable for oral administration comprising L-carnitine or alkanoyl-L-carnitine choline tartrate
Neck cast with multi-position adjustability of height and diameter and including downwardly configured shoulder supports for immobilizing a patient's head
Anticorrosion and pH stable alkali metal halide solutions for air dehumidification
PCM-signal recording and/or reproducing apparatus
Pasta filata cheese
Cup feeding mechanism
Architecture for circuit connection of a vertical transistor