Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Stacked chip assembly and manufacturing method therefor










Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.








 
 
  Recently Added Patents
Moving structure and micro-mirror device using the same
Oscillation circuit
AIN buffer N-polar GaN HEMT profile
Integrated circuit packaging system with interconnects and method of manufacture thereof
Light powered hearing aid
Restore software with aggregated view of content databases
Dual use photovoltaic system
  Randomly Featured Patents
Method of producing fuel cell catalyst layer
Device for relieving weight of a blanket on feet and supporting feet of paralyzed persons
Belt drive mechanism
Intelligent vehicle highway system multi-lane sensor and method
Die casting machine with compound docking/shot cylinder
Strained distribution optical fiber communication system
Anti-HIV (AIDS) agents
Heatsinking and packaging of integrated circuit chips
Windshield packaging system using pressure-regulated clamps with synergistic clamp jaw components
Pig for detecting an obstruction in a pipeline