Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Stacked chip assembly and manufacturing method therefor










Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.








 
 
  Recently Added Patents
Light emitting device
Implantable neuro-stimulation electrode with fluid reservoir
Blend polymer gas separation membrane
Repeating frame battery with joining of cell tabs via welded-on male and female slip-fit connectors
Circuitry for measuring and compensating phase and amplitude differences in NDT/NDI operation
Compositions and methods using microspheres and non-ionic contrast agents
Self-assembling surface coating
  Randomly Featured Patents
Support mounting for a pin array corona generating device
Method of and apparatus for shaping film cartridge
Door-bolt assembly
Television receiver
Equipment and process for producing high-purity water
Keratinase produced by Bacillus licheniformis
Openable dome-shaped roof structure
Microwave antenna screen
Drain cleaner
Direct bond copper-output footprint