Resources Contact Us Home
Stacked chip assembly and manufacturing method therefor

Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.

  Recently Added Patents
Image heating apparatus
Reliable event broadcaster with multiplexing and bandwidth control functions
Image forming apparatus, control method and computer-readable medium for stopping a print job during printing by a printer
Image signal processing apparatus and image signal processing method
Method and apparatus for editing a program on an optical disc
Over the counter medicinal container with surface ornamentation
Direct converting apparatus, method for controlling the same, and control signal generation device
  Randomly Featured Patents
Mobile phone and method for transferring battery power of the mobile phone
Method and device for mounting electronic component
Battery charging jobsite audio apparatus
Image forming apparatus and finisher therefor
Aquarium gravel cleaner
Heat pump water heater
Fast fill brake system
Solid electrolytic capacitor comprising two protective polymer films
Method and apparatus for changing screen image data based on cursor movement relative to a preset mark on the screen
Method and apparatus for scheduling requests using ordered stages of scheduling criteria