Resources Contact Us Home
Stacked chip assembly and manufacturing method therefor

Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.

  Recently Added Patents
Alkaline battery
Modular sport center
Graphical user interfaces and occlusion prevention for fisheye lenses with line segment foci
Detection of code-based malware
Transmitter having a programmable amplifier operating class
Methods and apparatuses for configuring and operating graphics processing units
Integrated wire carrier for electrode array
  Randomly Featured Patents
Transformed yeast strains
Jack arrestor
Adjustably controllable accuracy-enhancing pump arrangement and method
Active matrix display devices with ladder-shaped electrodes or pixel electrode contacting side of drain electrode
Mechanical doll toy
Adding links simultaneously to a multilink bundle using bandwidth allocation protocol
Method for filtering incoming calls to communication device
Efficient replication of XML data in a relational database management system
X-ray detecting device and fabricating method thereof
Platinum source compositions for chemical vapor deposition of platinum