Resources Contact Us Home
Stacked chip assembly and manufacturing method therefor

Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.

  Recently Added Patents
Method and system for providing complete internet anywhere with partial server processing
Sensor packages and method of packaging dies of differing sizes
Imidazo[1,2-B]pyridazine and pyrazolo[1 .5-A]pyrimidine derivatives and their use as protein kinase inhibitors
Liquid crystal display panel
Chair structure
Electronic hand-held device
  Randomly Featured Patents
Digitally controlled gain reduction in a positioning system
Structure design and fabrication on photomask for contact hole manufacturing process window enhancement
Optical device and apparatus using the optical device
Water treatment apparatus having meshed tubes provided with cilia and water treatment method using the same
Toner transport system for electrographic imaging
Optical mask for detector optimization
Power steering system with vehicle speed-sensitive flow
Method of processing auditory data
Preparation of oxide crystals
Ignition system and method for multi-fuel combustion engines