Resources Contact Us Home
Stacked chip assembly and manufacturing method therefor

Image Number 3 for United States Patent #5311401.

Two or more integrated circuit or memory chips (64-66, 104, 106-108, 116-118, 122-126) are stacked on a circuit substrate (72, 100) or a printed-wiring board in such a manner that the planes of the chips lie horizontally, rather than vertically, on the substrate or wiring board. The chips are preferably interconnected along all of their edges (68) and thence, preferably by ribbon bonds, to the substrate or wiring board. The thus assembled arrangement is hermetically sealed by coatings of passivation and encapsulant. Such chips (25) are oversized, as distinguished from chips conventionally diced from wafers. Specifically, each chip is larger than an individual wafer circuit (18, 20), that is, each wafer portion (24) which is selected to be formed into a chip has a size that is larger than the individual wafer circuit which it incorporates, thus overlapping adjacent circuits.

  Recently Added Patents
Presenting a link to a user
Apparatus and method for image encoding/decoding using predictability of intra-prediction mode
Documentation roadmaps and community networking for developers on large projects
Emergency power-off button with proximity alarm
Display apparatus
Caprazene as a novel compound and derivatives thereof, and caprazol as a novel compound and derivatives thereof
  Randomly Featured Patents
Denture support system and method
Method of making a wire junction encapsulating wire connector
Control and measuring instruments for conditioning and refrigerating units and components for control and measuring instruments of this kind
Aminoketone derivatives and use thereof
Remote control unit
Monolithic photoconductive bipolar pulsar utilizing a radial transmission line
View angle control sheet and method for producing the same
Method and apparatus for dynamic routing
Chemokine receptor binding heterocyclic compounds
Control unit for irrigation systems