Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Isolation rings for blocking the interface between package components and the respective molding compound
Authorization method for location based services
Fixing device, fixing device control method, and image forming apparatus
Hand sign
Self-assembled, micropatterned, and radio frequency (RF) shielded biocontainers and their uses for remote spatially controlled chemical delivery
Integrated analyses of breast and colorectal cancers
Message transfer apparatus, output method, and computer program product
  Randomly Featured Patents
Method for producing an extruded hollow plastic section
Measurement reporting in a telecommunication system
Method of forming integrated circuitry, method of forming a capacitor, method of forming DRAM integrated circuitry and DRAM integrated category
Terminal and computer program product for replying to an email message using one of a plurality of communication methods
Stent crimping mechanisms
Electrical coupling of a stiffener to a chip carrier
Embedding advertisements based on names
Vibration and flow actuated valve shutoff system
Sewing machine
Push button switch