Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Database caching utilizing asynchronous log-based replication
Cytokine biomarkers as predictive biomarkers of clinical response for Glatiramer acetate
Community profiling for social media
Software self-checking systems and methods
Method for indicating the process of leaving a parking space
Nonvolatile semiconductor memory device and method for controlling the same
Disk drive
  Randomly Featured Patents
Single chamber compact fuel processor
Plate bending apparatus
Compressed gas circuit breaker
Collimator spud
Image sensor capable of adjusting focusing length for individual color and fabrication method thereof
Treatment of gray matter edema
Receptacle connector
Electromagnetic rheological (EMR) fluid and method for using the EMR fluid
Ferroelectric and high dielectric constant transistors
Noise reducing device