Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Method of requesting CQI reports
Network traffic demotion
Reduced sorbent utilization for circulating dry scrubbers
Debugging using code analysis
Composite materials comprising aggregate and an elastomeric composition
Sliding-type portable communication device
Lacrosse head
  Randomly Featured Patents
Band with selectively adjustable pressure orb
Methods of diagnosing and treating migraine
Method and apparatus for certified electronic mail messages
Chair
Device for preparing the landing piste of a ski-jump
Cleaning tool
Process for the production of an overbased phenate concentrate
Pressure regulator for hydraulically controlled machine tools
Reduction of nitrogen oxides emissions from vehicular diesel engines
Checkpoint retry mechanism