Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Bi-directional pattern dependent noise prediction
Power control arrangement for long term evolution time division duplex method and apparatus
Computer network running a distributed application
Creating and manufacturing documents that initially exceed equipment finishing capacity
5-HT.sub.3 receptor modulators, methods of making, and use thereof
Ventilated vacuum communication structure
Image capture and identification system and process
  Randomly Featured Patents
Apparatus and method for compensating for reduced light output of a light source having a lumen depreciation characteristic over its operational life
Method of using print head assembly in fused deposition modeling system
Data center migration method and system using data mirroring
Apparatus for preventing ice accretion
Power tool
Preparation of tetraalkoxysilanes
Three-dimensional well system for accessing subterranean zones
Efficiency arc discharge lamp
Preparation of 19-Nor-vitamin D compounds
Origami toy