Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Method and system for providing an intelligent visual scrollbar position indicator
Cell proliferation inhibitor
Method of providing user-tailored entertainment experience at hospitality location and hospitality media system thereof
Method and system for quantifying viewer awareness of advertising images in a video source
Digital display devices and digital projectors with expanded color gamut
Bioelectric battery for implantable device applications
Case for camera
  Randomly Featured Patents
Writing instrument component
Progressive addition lenses
Wire seal
Method of suppressing appetite by administration of tetrahydro-beta-carboline derivatives
3-D semiconductor die structure with containing feature and method
Single/multiple guards(s)/cap(s) and/or screen(s) with engine attached apparatus and/or pole with rotational systems(s)--centrifuge chamber/manifold particle collector
Simulated firecracker
Coupling structure and method and apparatus for its manufacture
Depigmenting cosmetic skin-care composition and use thereof
Silyl polyamides and method for their preparation