Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Pausing multimedia data streams
Portable communication terminal, communication method and control program
Method and system for using personal devices for authentication and service access at service outlets
Methods and systems for dynamic spectrum arbitrage
Substrate and patterning device for use in metrology, metrology method and device manufacturing method
Fishing apparatus
Pressure-sensitive adhesive composition having an improved release behavior
  Randomly Featured Patents
Tunnel-hulled boat
Tree guard
Throating
Hydraulic circuit for construction machine
Flaw treatment method and apparatus for a wire-shaped metal
Light-emitting device
Cordless wet mop and vacuum assembly
Combined microwave and impingement heating apparatus
Inflator for vehicle protection apparatus
Pushbutton structure of keyboard