Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Providing policy-based operating system services in an operating system on a computing system
Head shield
Strap-hook ring
Advocate for facilitating verification for the online presence of an entity
Heap/stack guard pages using a wakeup unit
Surveillance apparatus and method for wireless mesh network
Passive charge cord release system for an electric vehicle
  Randomly Featured Patents
Stirring hot plate
Adaptive modulation control system and wireless communication apparatus
Fluid direction meter suitable for angle of attack meter for aircraft
Method for preparing composite or elementary semi-conducting polycrystalline films
Modular countertop system
Apparatus for quenching melt-spun filaments
Method for distributing sets of collision resolution parameters in a frame-based communications network
Apparatus for removing acid constituents from waste-gas
Modified release compositions of milnacipran
Carriage