Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Method and apparatus for executing load distributed printing
Methods and systems to accomplish variable width data input
Method and apparatus for controllable communication
Switching device and electronic apparatus using the same
Cylindrical lithium secondary battery comprising a contoured center pin
Binary-to-gray converting circuits and gray code counter including the same
Quantitative oxygen imaging systems and methods using echo-based single point imaging
  Randomly Featured Patents
Container tipping apparatus
Method for thermal processing semiconductor wafer with a flash discharge lamp after preheating to a predetermined temperature
Sunglasses with temples adjustable in length
Corner profile for coupling channel members
Dynamic upstream attenuation for ingress noise reduction
Warp resistant molded plastic reel
Method of inhibiting coke deposition in pyrolysis furnaces
Utility meter adapter
Metallic conduction - hot gas soldering-desoldering system
Apparatus for the treatment of liquids