Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Code reading apparatus, sales registering apparatus, and sales registering method
Image forming apparatus capable of timely starting different image formation mode
Lamp body with integrally molded heat sink
Projector
Polymer composites having highly dispersed carbon nanotubes
Automatic adjustment of devices in a home entertainment system
Systems and methods for managing fleet services
  Randomly Featured Patents
Hand-held power tool with a pneumatic percussion mechanism
Hook and eye fastener
Keyboard switch
Methods of use of a basement water drainage conduit
Vertical and trench type insulated gate MOS semiconductor device
Programmable automatic assembly system
Cable-securing device with ladder type strap
Needle bar carrier
Data recorder including a recirculating non-volatile memory
Quick-change attachment