Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
LCD driving circuit in which shift register units are driven by a first clock signal of fixed duty/amplitude and a second clock signal of variable duty/amplitude
Fuel-based injection control
Multi-band dipole antenna
Shape based similarity of continuous wave doppler images
Autobrake and decel control built-in test equipment
Flexible pouch
Mixed reactant flow-by fuel cell
  Randomly Featured Patents
Self-healing log-structured RAID
Method for joining ceramic and metal-ceramic heating elements to electrical terminals by micropyretic synthesis, compositions for electrical terminals and heaters comprising the same
Method for preparing positive electrode active material for non-aqueous secondary battery
Turret machine tool
Torsion bar clamp for boat lifts
Compositions and methods for producing vascular occlusion using a solid-phase platelet binding agent
Method of forming a single crystal film of sodium-beta "-alumina
Method of making a modified ceramic-ceramic composite
Flip chip heat sink package and method
Bonded optical element