Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Method and apparatus for editing a program on an optical disc
Systems and/or methods for determining item serial number structure and intelligence
Sulfonated amorphous carbon, process for producing the same and use thereof
Systems and/or methods for using air/wind power to charge/re-charge vehicle batteries
Opioid-ketamine and norketamine codrug combinations for pain management
Shoe bag
Method and system for enabling rendering of electronic media content via a secure ad hoc network configuration utilizing a handheld wireless communication device
  Randomly Featured Patents
Microwave oven
Solution blending process for preparing thermoplastic vulcanizates
LED dimming circuit
Process for producing an aqueous 4-hydroxyacetophenone (4-hap) which is stable at room temperature
PC card with electromagnetic and thermal management
Electrophotographic photosensitive media
Apparatus for providing a uniform combustible air-fuel mixture
Incident light filter for cameras
Apparatus and method for making optical filament preform
Sugar modified nucleosides and their use for synthesis of oligonucleotides