Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Tactile output device for computing device notifications
Automated solar collector installation design including ability to define heterogeneous design preferences
Micro-fluidic device
Nacelle cover
Stable light source device
Terminal device, system and computer readable medium
Serial transmission system including transmitter apparatus and receiver apparatus, for use in transmission of AV data
  Randomly Featured Patents
Remotely adjustable reactive and resistive electrical elements and method
Method for controlling a polarization of light
Bone graft delivery system
Stokesia plant named `Purple Pixie`
Golf clubs and golf club heads with adjustable center of gravity and moment of inertia characteristics
Membrane packaging machine
Convertible electrical device cover and method for installing same
Light-transmitting substrate provided with a light-absorbing coating, light absorbing coating as well as method of preparing a light-absorbing coating
Process for rendering reactors inert
Thermal insulation sleeve for a tea pot