Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Etching composition
Managing delivery of application server content
Methods for testing OData services
Imaging device
Method of interfacing a host operating through a logical address space with a direct file storage medium
Portable stand
Vending machine
  Randomly Featured Patents
Process for the preparation of adenine derivatives made functional and products obtained therefrom
Signal display element for the selective display of information with electromagnetically actuated tilting plates
Fuel-fired heater for motor vehicles
Method and system for speculatively processing a load instruction before completion of a preceding synchronization instruction
Semiconductor device and method for fabricating the same
Brake of a bicycle
Back plate for light fixture
Semiconductor device having a logic transistor therein
Outsole for a shoe
Method for creating image recordings relating to the blood vessel system of a patient using a variable-position detector of a digital subtraction angiography facility and associated facility