Resources Contact Us Home
Method of manufacturing semiconductor device including formation of alignment mark

Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.

  Recently Added Patents
Vehicle and communication monitoring
Automobile body
Collating device, collating method, and program
Display apparatus, control method thereof, and program
Methods and compositions related to glucocorticoid receptor antagonists and breast cancer
Tracking data eye operating margin for steady state adaptation
Ranging method and apparatus in passive optical network
  Randomly Featured Patents
Processing for improved performance and reduced pilot
Hydrokinetic torque converter with asymmetrical toroidal chamber
Electrical connector assembly for use with variable thickness circuit boards
Real-time signal-to-noise ratio (SNR) estimation for BPSK and QPSK modulation using the active communications channel
Water chiller control
Pivot joint
Exhaust-control valve for an electromagnetic pump
Securing restricted operations of a computer program using a visual key feature
Vehicular air belt system
Magnetically releasing device for camera shutters