Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Telecommunications system and method
Servomotor control circuit
Synergistic compositions for the treatment of topical viral infections
Tiger paw stationary tab
Magnetic resonance imaging apparatus
Portable electronic device holder and tether
Pyrazole kinase modulators and methods of use
  Randomly Featured Patents
Apparatus and method for cleaning an automotive automatic transmission
Crossed bent monopole doublets
Vacuum cleaner
Logic switch and circuits utilizing the switch
Method of molding footwear components
Image forming apparatus performing color shift correction process on binary data
Internal combustion engine with bearing beam structure
Dredging apparatus having a diver-operated hand-held dredge head for quasi-closed loop system
Multiple mode regulator
Housing for a fiber optic component