Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Novelty headband
Human renal disease marker substance
Storage device performance alignment notification
Integrated process for the manufacture of fluorinated olefins
Method and system for detecting target objects
Advertisement in operating system
Method for transitioning between Ziegler-Natta and metallocene catalysts in a bulk loop reactor for the production of polypropylene
  Randomly Featured Patents
Suction cup with valve
Fuel line disconnect tool
Light emitting device and light emitting device package thereof
Automobile sunshade with stars and waving stripes
Fuel injector with purge passage
Method for building a foundation, in particular a foundation for a wind turbine tower
Pressure vessel including ceramifying polymer for improved heat resistance
Zipper lock with a slidable button and a combination locking device
Portable corral assembly and method for transporting same
Wastewater treatment method and wastewater treatment apparatus