Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Video surveillance system employing video primitives
Phase-amplitude 3-D stereo encoder and decoder
Ionic compound, anti-static pressure-sensitive adhesive and polarizer comprising the same
Potato cultivar F10
Methods of producing the membranes and the uses of membranes as battery separator films
Battery structures and related methods
Passive millimeter wave differential interference contrast polarimetry
  Randomly Featured Patents
Knockdown frame storage system
Process for making water-resistant polyetherester resins and thermosets
Semiconductor device
Trash can retainer
Video display positioning system
Capacitor-based digital-to-analog converter for low voltage applications
Loopback device utilizing bend insensitive optical fiber
Power amplifier
Scraper
Methods and compositions for wound treatment