Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Single-chain variable fragment (scFv) able to recognize and bind CD99 human protein
Split-ring resonator creating a photonic metamaterial
Platform for generating electricity from flowing fluid using generally prolate turbine
Device for producing a connection grid with an integrated fuse
Method and apparatus for executing load distributed printing
Emergency power-off button with proximity alarm
5-lipoxygenase-activating protein (FLAP) inhibitors
  Randomly Featured Patents
Mobile device situational awareness protocol
Expansion card hold down assembly
Planar resistive memory integration
Variable length decoder with enhanced throughput due to parallel processing of contiguous code words of identical type
Lighting device
Process for the production of dicalcium phosphate
Semiconductor device
Base station for a contactless interrogation system comprising a phase locked and voltage controlled oscillator
Grapple with replacement tip therefor
Process for the deagglutination of natural gluten and dietary products containing large quantities of wheat gluten