Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Sink
Magnetic impedance element and magnetic sensor using the same
Method and system for distributing load by redirecting traffic
Single integrated circuit configured to operate both a capacitive proximity sensor device and a resistive pointing stick
Lens system
Polypeptide microparticles
Method and apparatus for over-the-air activation of neighborhood cordless-type services
  Randomly Featured Patents
Integrated single tube plunger immunoassay system having plural reagent chambers
Magnetic recording medium having a nitrogen-doped hydrogenated carbon protective overcoat
Devices and methods for constructing electrically programmable integrated fuses for low power applications
Electromagnetic wave absorber formed of Mn-Zn ferrite
Anti-estrogenic steroids, and associated pharmaceutical compositions and methods of use
Piezoelectric resonator housing for surface mounting
Process for the synthesis of an aliphatic cyclic amine
Document management system
Selectively sorptive reinforced sheet
Reduced coil segmented stator