Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Brushless motor drive apparatus and drive method
Soybean cultivar CL1013663
Adjustable box extender
Semiconductor apparatus
Method and system for advertisement using internet browser to insert advertisements
Character input device and program for displaying next word candidates based on the candidates' usage history
Systems and methods for arranging and labeling cardiac episodes
  Randomly Featured Patents
Coating device
Recuperative heat exchanger
Anti-electric protection
Block-graft copolymer, self-crosslinked polymer solid electrolyte and composite solid electrolyte manufactured through use of the block-graft copolymer, and solid cell employing the composite
Thermoplastic liner and a flange on a tubular member lined with a thermoplastic liner and a flange lined tubular member
Method for performing built-in and at-speed test in system-on-chip
Process for exposing solder bumps on an underfill coated semiconductor
Jitter digitizer
Reovirus for the treatment of cellular proliferative disorders
Hair adornment