Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Method for manufacturing a semiconductor device
Piezoelectric ceramic and piezoelectric element using the same
Lubrication condition monitoring
Security tag
Determining between a handwriting and a soft key input mode for an image forming apparatus
Mobile phone shell
Method for capture, aggregation, and transfer of data to determine windshield wiper motion in a motor vehicle
  Randomly Featured Patents
Combined omni- and directional-communications in high-frequency wireless networks
Device for interconnecting vessels in a patient
Printing ink
Encapsulated toner compositions and processes thereof
Scanning type charged particle beam microscope
Removable filter array for multi-way connectors
Stable rosin dispersions
High-purity metal and metal silicide target for LSI electrodes
Friction pairing for parking brakes in motor vehicles
Method of controlling interface layer thickness in high dielectric constant film structures including growing and annealing a chemical oxide layer