Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Method for transferring inventory between virtual universes
Extreme ultraviolet light source device and method for generating extreme ultraviolet light
Light-emitting device package and method of manufacturing the same
Bicycle carrier
Fast port switching in an audiovisual receiver by use of port pre-authentication by a partial PHY decoder core
Preservation of liquid foods
Electronic system auto-mute control circuit and control method thereof
  Randomly Featured Patents
Method for real-time transport protocol (RTP) packet authentication
Tire forming mold and tire manufacturing method
Use of nickel cyclooctadiene as a hydrogenation catalyst
Tray, particularly for use with ceramic ware
Method of replacing an underground pipe section
Shower rod adaptor
Method of detecting procarboxypeptidase A and carboxypeptidase A levels in biological fluids
Poppet valve operated by an electrohydraulic poppet pilot valve
Ion source
Desk