Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
Nonvolatile semiconductor memory device and method for manufacturing the same
Information recording medium and information processing method for accessing content with license or copyright protection
Toner cartridge and image forming apparatus including the same
Solid-state image capture device and image capture apparatus
Adaptive known signal canceller
Method of manufacturing semiconductor devices using ion implantation
Active and progressive targeted advertising
  Randomly Featured Patents
Light-transmitting recording material for electrophotography, and heat fixing method
Optical sensor system on an apparatus for treating liquids
Versatile surface plasmon resonance biosensors
Method of preparing crystalline zeolite catalyst of high activity
Diagnostic assay for cancer
High voltage linear tap changer
Method of manufacturing a body wrapped by a metal foil
Low sidelobe reflector
Modified fastener and insertion tool
Holder for overhead projection system transparencies