Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing semiconductor device including formation of alignment mark










Image Number 7 for United States Patent #5310691.

A p.sup.- semiconductor substrate has a surface which is high in a memory cell region and low in a peripheral circuit region. An n.sup.+ buried semiconductor layer of uniform thickness is formed on the substrate. An n.sup.- epitaxial layer formed on the buried semiconductor layer is thin in the memory cell region and thick in the peripheral circuit region, so that the surface of the epitaxial layer can be flat. A concave or convex step is formed on the surface of the epitaxial layer in a boundary portion between the memory cell region and the peripheral circuit region in order to use it as an alignment mark in a later processing step.








 
 
  Recently Added Patents
User-initiated quality of service modification in a mobile device
Vehicle speed verification system and method
Optical splitter device
Precision geolocation of moving or fixed transmitters using multiple observers
Picture information coding device and coding method
Activated carbon cryogels and related methods
Methods and systems for flicker correction
  Randomly Featured Patents
Shower screens
Explosion venting wall structure with releasable fastener means
Bottle
Method for stabilizing rhodium compound
Simultaneous multiple weighing inventory system
Spinning machine and conversion process
Direct acting cam-valve assembly
Apparatus for recording a count signal in a fixed location regardless of transport velocity of record carrier
Multi-track fastening system
Centrifuge system with stacked discs attached to the housing