 Image Number 2 for United States Patent #5271019.
A set of scan latches is partitioned into unique groups where each group is addressable by a group initializing circuit. The group initializing circuit initializes all the latches of an addressed group to a predefined state thereby quickly loading a test vector into the addressed group of scan latches while leaving other latches undisturbed.
|