Resources Contact Us Home
Semiconductor device

Image Number 5 for United States Patent #5250760.

A semiconductor device of a multilayer interconnection structure which includes a plurality of insulating layers and a plurality of metal interconnection layers. The uppermost metal interconnection layer is formed in a hall in the uppermost interlayer insulating layer. The uppermost interconnection layer is formed as a bonding pad portion and a part of the layer is formed into a ring-shaped portion so as to cover the side portion of the hall.

  Recently Added Patents
Non-aqueous solution process for the preparation of cross-linked polymers
Semiconductor memory device and method for driving the same
Sign language keyboard and sign language searching apparatus using the same
Bio-stimulant for improved plant growth and development
Parasitic element compensation circuit and method for compensating for the parasitic element
End to end email monitor
Heterocyclic compounds as CCR2B antagonists
  Randomly Featured Patents
Apparatus and method for estimating missing doppler signals and spectra
Semiconductor power device with shear stress compensation
Memory device using multiple layer nano tube cell
Process for preparation of L-tryptophan by enzyme
Tines construction
No break power transfer control for a VSCF power generating system
Roof de-icing panel
Mature apoai protein production under serum free culturing conditions
Screw extruders
Motor vehicle air conditioning and heating system with bi-level mode