Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method and apparatus for improving planarity of chemical-mechanical planarization operations










Image Number 3 for United States Patent #5232875.

A method and apparatus for improving planarity of chemical mechanical planarization of semiconductor wafers. The wafer is affixed to the planar surface of a wafer carrier. A planar platen, on which is mounted a polishing pad, is moved about in a plane parallel to the pad surface with either an orbital, fixed-direction vibratory, or random-direction vibratory motion. In one embodiment of the invention, pressure between the surface of the wafer to be polished and the moving polishing pad is generated by the force of gravity acting on at least the wafer and the carrier; in another it is provided by a mechanical force applied normal to the wafer surface. The polishing pad is wetted with a slurry having abrasive particles suspended in a liquid which may be chemically reactive with respect to at least one material on the wafer.








 
 
  Recently Added Patents
Quarter turn locking mechanism
Data storage systems and methods using data attribute-based data transfer
Shaving brush
Preservatives based on carboxylic anhydrides
Refrigerator and method of fabricating the same
Method of assessing oral health risk
Power management module enforcing computer power capping by reading power cap information from nameplate having both machine readable module and human readable designation for providing such i
  Randomly Featured Patents
Computer system and method for maintaining memory consistency in a pipelined, non-blocking caching bus request queue
Electroless process for the preparation of particle enhanced electric contact surfaces
Anisotropic porous ceramic article and manufacture thereof
Textile
Thermosetting coating compositions
Air restraint device for burnishing machine
Systems and methods for increasing yield of devices having cache memories by inhibiting use of defective cache entries
Power factor correction circuit
Method and system for providing interoperable communications with dynamic event area allocation
Method and system for validating PCI/PCI-X adapters