Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Access authorization table for multi-processor caches










Image Number 2 for United States Patent #5230070.

A multi-processor (MP) system having shared storage is provided with locking of exclusivity status and read only status in multi-processor caches. The multi-processor system includes a plurality of processors, a shared main storage and a storage control element (SCE). The storage control element includes a global access authorization table (GAAT). Locking of exclusivity status in multi-processor caches is accomplished by providing at each processor a local access authorization table (AAT) containing access status for recently used data blocks wherein the size of a data block is a multiple of cache line size. The access status of a block in the local access authorization table is checked when the block is to be accessed by a processor. Only if the access status for a block is not found in the local access authorization table is authorization to access the block requested from the storage control element.








 
 
  Recently Added Patents
Process of separating gases using polyimide membranes
Electronic system with expansion feature
Image processing apparatus and method
Trim bead for a building wall
Audio on-demand communication system
Separating ethanol and ethyl acetate under low pressure conditions
Locally diagnosing and troubleshooting service issues
  Randomly Featured Patents
Process for medical implant of cross-linked ultrahigh molecular weight polyethylene having improved balance of wear properties and oxidation resistance
Process for sealing anodically oxidized aluminium or aluminium alloy surfaces
Automotive alarm
Combination handset telephone, its stand, and a carrier case therefor
ZSM-5 zeolite
Plant watering device having user-selectable water-delivery apertures
Docking station
In situ plating and etching of materials covered with a surface film
Adaptive ethernet switch system and method
Reliability circuit for applying an AC stress signal or DC measurement to a transistor device