Resources Contact Us Home
Access authorization table for multi-processor caches

Image Number 2 for United States Patent #5230070.

A multi-processor (MP) system having shared storage is provided with locking of exclusivity status and read only status in multi-processor caches. The multi-processor system includes a plurality of processors, a shared main storage and a storage control element (SCE). The storage control element includes a global access authorization table (GAAT). Locking of exclusivity status in multi-processor caches is accomplished by providing at each processor a local access authorization table (AAT) containing access status for recently used data blocks wherein the size of a data block is a multiple of cache line size. The access status of a block in the local access authorization table is checked when the block is to be accessed by a processor. Only if the access status for a block is not found in the local access authorization table is authorization to access the block requested from the storage control element.

  Recently Added Patents
Image processing apparatus, control method for the same, and storage medium
High conductive water-based silver ink
Optoelectronic component and method for producing an optoelectronic component
Data center management unit with improved disaster prevention and recovery
Depth estimation apparatus and method
Highly stable electrolytic water with reduced NMR half line width
Storage apparatus and method including page discard processing for primary and secondary volumes configured as a copy pair
  Randomly Featured Patents
Liquid spraying nozzle
Tire tread
Method for sealing composites against moisture and articles made thereby
Camera mount
Silicone/zirconium ball for use in a cursor control device
Cooling tubes for glass filament production apparatus
Multi-output-type power supply devices using separately-exciting-type switching regulators
Mining optimisation
Program to generate an aircrew display aid to assess jam effectiveness
Oscillator method and apparatus for a test chip