Resources Contact Us Home
Access authorization table for multi-processor caches

Image Number 2 for United States Patent #5230070.

A multi-processor (MP) system having shared storage is provided with locking of exclusivity status and read only status in multi-processor caches. The multi-processor system includes a plurality of processors, a shared main storage and a storage control element (SCE). The storage control element includes a global access authorization table (GAAT). Locking of exclusivity status in multi-processor caches is accomplished by providing at each processor a local access authorization table (AAT) containing access status for recently used data blocks wherein the size of a data block is a multiple of cache line size. The access status of a block in the local access authorization table is checked when the block is to be accessed by a processor. Only if the access status for a block is not found in the local access authorization table is authorization to access the block requested from the storage control element.

  Recently Added Patents
Multiple CQI feedback for cellular networks
Method and apparatus for map transmission in wireless communication system
Method and system for security authentication of radio frequency identification
Method and apparatus for providing seamless call handoff between networks that use dissimilar transmission methods
System, method and program product for guiding correction of semantic errors in code using collaboration records
Notebook computer
Alkaline battery
  Randomly Featured Patents
System and method for distributed streaming of scalable media
Battery pack
Methods of altering an immune response induced by CpG oligodeoxynucleotides
Method of signalling, a communication system and a communication equipment
Lighting unit designed to maintain a T3 temperature inside its housing
Electrical connector
Wall base with ribs along the entire height
Polymer-nanoparticle compositions and methods of making and using same
Variable valve gear device of internal combustion engine
Bi-level charge pulse apparatus to facilitate nerve location during peripheral nerve block procedures