Resources Contact Us Home
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device

Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.

  Recently Added Patents
Liquid crystal display device
Methods of implanting dopant ions
Dual gate electronic memory cell and device with dual gate electronic memory cells
System and method for the analysis of biodiesel
Range extension techniques for a wireless local area network
Oscillator circuit which compensates for external voltage supply, temperature and process
  Randomly Featured Patents
Vascular image extraction and labeling system and method
Flow-through measurement cell for extracorporeal measurement of blood parameters
Finder system in photographing apparatus
Continuous process for the production of filaments or fibers from difficultly soluble synthetic polymers
Drive device
Process for producing polyvinyl acetal resin, polyvinyl butyral resin, and process for producing esterified polyvinyl alcohol resin
Dehydrofreezing of peeled apple pieces
Exciplex lasers
Fluorosilicone rubber composition and molded rubber article