Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Liquid crystal display device
System and method for broadcasting rich media to devices over multiple carriers
Image reading apparatus, image reading method and program
Non-volatile memory and method having efficient on-chip block-copying with controlled error rate
Memory cell and memory cell array using the same
Network fault detection
Basketball
  Randomly Featured Patents
Ortho-cyclohexanediamine-initiated polyols and rigid polyurethane foam made therefrom
Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures
Apparatus and method for electrostatic endothelial cell seeding in a vascular prosthesis
System and method of processing a satellite signal
Mobile phone
Apparatus for the densitometry measurement of printed products
DC-DC voltage converter with reduced output voltage ripple
Snag-proof multi-purpose fishing tackle
Gaming apparatus and systems
Portable computer