Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Management of computer-file sharing between at least two devices
Nonvolatile semiconductor memory device and method of manufacturing the same
Resource capacity monitoring and reporting
Shape memory polymers formed by self-crosslinking of copolymers
System, method, and computer readable medium for a force-based wheelchair joystick
Proximity sensor arrangement in a mobile device
Sealing member for piezoelectric resonator device, and piezoelectric resonator device
  Randomly Featured Patents
Method and apparatus for scrambling and descrambling of video signal with edge fill
High-strength alloy for industrial vessels
Anti-fuel slosh circuit
Same-side gated process for encapsulating semiconductor devices
Method and device for charging and discharging a piezoelectric element
Trap
Sampling hydrophone
Drum construction for a mineral breaker
Portable data processing device capable of acquiring images and supporting human hands
Unitized vehicle measuring gauge and gauging system