Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
System and method for providing a path avoidance feature in a network environment
Media processing method and device
Systems and methods for detailed error reporting in data storage systems
Semiconductor process
Method of forming micropattern, method of forming damascene metallization, and semiconductor device and semiconductor memory device fabricated using the same
Steering wheel
Nestable shallow container
  Randomly Featured Patents
Antibodies produced in a transgenic avian egg white
Faraday cage and device having same
Solid, thin chemiluminescent device
Pick up truck
System and method for digital rights management using digital signatures
Fastener applying apparatus
State synchronized cipher text scrambler
Loan management tool
Detection and determination of the stages of coronary artery disease
Mechanical seals