Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Print control server, print controlling method, and print control program
Disk drive increasing capacity by adjusting a servo gate during write operations
Process to extract quassinoids
Dynamically reconfigurable systolic array accelorators
Variable speed traffic control system
Image coding apparatus and image decoding apparatus
Polishing composition
  Randomly Featured Patents
Explosion resistant waste container
Miniature planar filters based on dual mode resonators of circular symmetry
Fatty acid modified alkyd coatings with improved substrate adhesion
Ceramic mullite-silica glass composite
Semiconductor device having GaN-based semiconductor layer
Method of making transistor having a gate dielectric which is substantially resistant to drain-side hot carrier injection
Method of making a jet burner construction
Curable composition
Hose reel
Resectoscope sheath