Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Door-activated entry light fixture
Toy
Method of preparing enteric hard capsule and enteric hard capsule prepared thereby
Device and implantation system for electrical stimulation of biological systems
Multi-dimensional credibility scoring
Stacked structure and stacked method for three-dimensional chip
Active and progressive targeted advertising
  Randomly Featured Patents
Grounding structures for header and receptacle assemblies
System for improving energy purity and implant consistency, and for minimizing charge accumulation of an implanted substrate
Container cover
Hot melt fastener filler
Car seat for adult or child passenger
Three-terminal two-junction photovoltaic cells and method of use
Generic interface and framework to publish and monitor platform configuration
Implantation of tissue bulking devices
Process and apparatus for conversion of atz to pth amino acid derivatives of proteins
Diastereomers of 1-(isopropoxycarbonyloxy) ethyl 3-cephem 4-carboxylate