Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Co-crystals of agomelatine, a process for there preparation and pharmaceutical compositions containing them
Image forming apparatus and control method therefor
Data transfer operation completion detection circuit and semiconductor memory device provided therewith
Moving picture decoding device and moving picture decoding method
Soybean cultivar CL1013663
Cable sheath
Packaging sleeve
  Randomly Featured Patents
Charge director compositions for liquid developer
Sucrose extraction from aqueous solutions featuring simulated moving bed
Media positioning at a picking location
Heat transfer device of a plate stack construction
Fire extinguishing and protection agent
Video graphics system equipped with a graphics cursor
Voice training aid
Stencil-producing apparatus
Multithreshold A/D converter utilizing error amplifiers
Back-to-back NPN/PNP protection diodes