Resources Contact Us Home
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device

Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.

  Recently Added Patents
System and method for logical separation of a server by using client virtualization
PMI feedback with codebook interpolation
Flash multi-level threshold distribution scheme
Mechanism for visible users and groups
Graphical user interface for interpreting the results of image analysis
Contactless electrical connector for an induction sensor, and sensor including such a connector
Method for processing power headroom and terminal thereof
  Randomly Featured Patents
Method for coating sand cores and sand molds
Binders for cathodic electrocoating which contain non-tertiary basic amino groups in addition to phenolic mannich bases
System and method for computing a financial projection of a prefunding program for other postretirement employee benefits under FASB statement 106
X-ray inspection of welds
Control apparatus for exhaust gas recirculation system
Hypericum plant named `Kolmoran`
Tumor necrosis factor-gamma
Injectable dispersion of propofol
External device for eluding masculine impotence
Wafer temperature trajectory control method for high temperature ramp rate applications using dynamic predictive thermal modeling