Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Hoists
Spacers for insulated glass units
Methods of producing the membranes and the uses of membranes as battery separator films
Plasma doping method and plasma doping apparatus
Event-triggered server-side macros
Uplink synchronization management in wireless networks
Battery power management system and method
  Randomly Featured Patents
Gate assembly
Bobbin-less stepping motor and electronic apparatus
Socket for testing semiconductor package
Elevator position detecting device
Method and formulation using passive electrostaticity for improving filter performance
Automatic ventilating system for plastic bags
Method for attaching a particle to a scanning probe tip through eutectic bonding
Pivoting coin input tray for a coin processing device
Radiation-curable compositions for pigmented inks
Television set