Resources Contact Us Home
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device

Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.

  Recently Added Patents
In-store marketing sign
Vehicle wheel rim protector
Motor assembly
Integrated process for the manufacture of fluorinated olefins
Cabinet door with tread pattern
Liquid composite compositions using non-volatile liquids and nanoparticles and uses thereof
Method for transforming a single reactor line
  Randomly Featured Patents
Method and system for developing consistency of motion
Programmable delay clock buffer
Magnetic recording medium
Position memory device
Magnetorheological clutch
Method and apparatus for measuring gas transmission rate of semi-barrier materials
Compositions of and method of treating with the alpha-isomer of 2-chloro-9-[3'-(N'-2-hydroxyethylpiperazino-N)-propylidene]-thiaxanthene , carboxylic acid esters thereof and acid addition salts
Electronic fuel control system for gas turbine
Control of analog to digital conversion for analog I/O boards
Layered switch assembly