Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Organic light emitting diode display device and method of fabricating the same
Non-visual presentation of information on an electronic wireless device
Power control arrangement for long term evolution time division duplex method and apparatus
Clip
Method and system for electronic distribution of product redemption coupons
System and method for routing streaming data requests
Organic light-emitting display and method of manufacturing the same
  Randomly Featured Patents
Circuit arrangement for operating a linear exhaust gas probe
Reconstruction excitation with LPC parameters and long term prediction lags
Making storage/transport container for radioactive material
Guidewire having double distal portions
Tandem deposition of cermets
Pump apparatus
Method of etching zirconium diboride
Systems and methods for predicting fields in a data packet
Golf ball
Vehicle brake control system and method