Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Device for installing conducting components in structures
System for collecting computer application usage data of targeted application programs executed on a plurality of client devices
Display window with level of service graphical user interface
Pet grooming brush and vacuum attachment
Memory device and self interleaving method thereof
Driver circuit for driving semiconductor switches
Control device of hybrid vehicle
  Randomly Featured Patents
Tunnelled multiconductor system and method
Rotary pressure exchanger
Adjustable storage seat for recreation and utility vehicles
System for monitoring states of components of same kind incorporated into information processing apparatus
Power transmission belt
Arrangement for and method of regenerating processing baths for photosensitive materials
Quick-release grating incorporating pulleys and cables
Method and apparatus for adjusting inbound transmission reliability in a two-way messaging system
Shoe upper
Method of forming a lower storage node of a capacitor