Resources Contact Us Home
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device

Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.

  Recently Added Patents
Method and apparatus for variable accuracy inter-picture timing specification for digital video encoding
Non-transitory computer readable recording medium storing print management program, print management device, print management method, and print system
Methods to fabricate a photoactive substrate suitable for microfabrication
Integrated touch screen
Subband SNR correction in a frequency selective scheduler
Lightning-protective explosion-preventive fastener
Methods and compositions for inhibiting progression to chronic cardiac failure
  Randomly Featured Patents
Process for reducing the hydrogen sulfide content in anaerobic decomposition processes, especially in sludge digestion processes
Electrical-mechanical complex sensor for nanomaterials
Electronic device
Chemical cleaning solution for gas turbine blades
Article holder adapted for being supported by a fence
Adjustable length support base for a seat assembly
Combustion engine
Semiconductor device
Plant defensin polynucleotides and methods of use thereof
Low cost transistors using gate orientation and optimized implants