Resources Contact Us Home
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device

Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.

  Recently Added Patents
Switching device and electronic apparatus using the same
Cosmetic product including vegetable oil blend
Method and system for the geolocation of a radio beacon in a search and rescue system
Detection of bioagents using a shear horizontal surface acoustic wave biosensor
Terminal box assembly
Light powered hearing aid
Image forming apparatus
  Randomly Featured Patents
Absorbent foam materials for aqueous body fluids and absorbent articles containing such materials
Reduced hardware network adapter and communication
Underwater LED light
DRAM COB bit line and moat arrangement
Dual foamer nozzle assembly for trigger sprayer
Electrical connection device for bushing which supplies filaments, such as glass filaments
Simultaneous data backup in a computer system
Alumina-silicon carbide refractories and their method of manufacture
Aluminum leadframes for semiconductor QFN/SON devices