Resources Contact Us Home
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device

Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.

  Recently Added Patents
Supporting multiple channels of a single interface
Anti-GITR antibodies
Distributed mobile access point acquisition
Method and apparatus for controlling cardiac resynchronization therapy using cardiac impedance
Storage system with LU-setting function
Method and apparatus for editing a program on an optical disc
Method and system for remapping processing elements in a pipeline of a graphics processing unit
  Randomly Featured Patents
Method and apparatus for positioning an instrument relative to a patients body during a medical procedure
Hard disk drive with reduced power consumption, related data processing apparatus, and I/O method
Device for covering an oblong opening in a housing
Method and apparatus for encoding and decoding data
Yarn tensiometer
BRK protein tyrosine kinase and encoding nucleic acid
Stopper with an obstructor for a can and method for the production of said stopper
Increasing pixel conversion gain in CMOS image sensors
Perfusion catheter and striped extrusion method of manufacture
Insulating body for a connector for the transmission of optical and electrical signals