Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
String changing tool with a quick connector assembly and worm gear string cutter
Automatic population of feature capabilities on a communication device
Optoelectronic semiconductor chip and method for manufacturing a contact structure for such a chip
Moving picture decoding device and moving picture decoding method
Messenger bag
Print system
Method for fabricating a nitrided silicon-oxide gate dielectric
  Randomly Featured Patents
Pad for containing liquid spills
Method for manufacturing components of an SOI wafer
Automatic weight selector
System and method of owner control of electronic devices
Cooking machine with door latch
Method for operating a pre-crash sensing system in a vehicle having a countermeasure system using stereo cameras
Permanent magnet type step motor
Bone cement having improved mechanical properties, and process for the preparation thereof
Balance table
Method of manufacturing sintered compact