Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Opioid-nornicotine codrugs combinations for pain management
Optical analysis device, optical analysis method and computer program for optical analysis
Encoder that optically detects positional information of a moving body from different optical paths lengths
Systems and methods for online search recirculation and query categorization
System and method for combined I/Q generation and selective phase interpolation
Dynamic rebasing of persisted time information
Dispensing of restricted goods
  Randomly Featured Patents
Ink jet recording head, driving condition setting method thereof, and ink jet recording device
Heated O-ring
In-mold coating
Non-collinear light engine for color imaging systems
Lapping method and method for manufacturing lapping particles for use in the lapping method
Method of producing a semiconductor memory device having thin film transistor load
Boundary layer propulsion airship with related system and method
Electro-mechanical powertrain
Compensating well instrument
Doped dysprosia discharge vessel