Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 7 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Device chip carriers, modules, and methods of forming thereof
Performance apparatus, a method of controlling the performance apparatus and a program recording medium
Process for making thermoplastic polymer pellets
Digital image processing device and processing method thereof
Image processing apparatus and image processing method
Variety corn line NPAA2720
Low drop-out regulator providing constant current and maximum voltage limit
  Randomly Featured Patents
High capacity anode preparation apparatus
Oxyfuel boiler and a method of controlling the same
Dampening water control method and printing apparatus
Triangle and pyramid signal transforms and apparatus
Zoned heat treating apparatus
Method of suppression of hydrogen sulfide with heterocyclic-amine aldehyde reaction products
Reverse osmosis water purificaiton unit
Interior mounted window barriers and channel members therefor
Immuno stimulant substances derived from bovine casein and compositions containing the same
Peptide amides and process for their manufacture