Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Semiconductor device including multi-chip
Semiconductor device
Accessing a base station
High sensitivity stress sensor based on hybrid materials
Eyeglasses
Cooling structure for electronic device
Imaging apparatus having selection unit to select focus detection areas
  Randomly Featured Patents
Cathode ray tube having an electron gun with bipotential focusing lens
Passive optical network system
Computer front bezel
Indacene compounds and methods for using the same
Electric double-layar capacitor
Wiring board and liquid crystal display device
Method for fabricating etching barrier by using shadow effect and method for fabricating one side contact of vertical transistor using the same
Carrier for connecting a window pane to a window lift of a motor vehicle
Front face of a vehicle wheel
Method of clarifying oily waste water