Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Identifying multi-component carrier cells
Fuel cell and a method of manufacturing a fuel cell
Halogen-free flame retardants for epoxy resin systems
Film, polarizing plate and display device, and method of manufacturing film
Spalling utilizing stressor layer portions
System and method for redirected firewall discovery in a network environment
LED drive circuit
  Randomly Featured Patents
Method of providing a hydrophobic layer and a condenser microphone having such a layer
Process for producing doped semiconductor wafers from silicon, and the wafers produced thereby
Semiconductor laser and method of manufacture
High chloride silver halide elements containing pyrimidine compounds
Laser beam inspection equipment
Continuous hydrogenation of unsaturated oils
Optical information recording and reproducing device
Zone partitioning in volume recovery system
Cathode for use in electrolysis and method for the production thereof
Method and apparatus for manufacturing AC-generator's stator for vehicle