Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Semiconductor device having a bonding pad and shield structure of different thickness
Cup
Multi-room user interface
Methods of enhancing diabetes resolution
Helmet mandible
Chair
Semiconductor arrangement with a solder resist layer
  Randomly Featured Patents
Flashlight
Appliance housing
Sheet stacking apparatus, sheet processing apparatus and image forming system
Sheet processing apparatus and sheet transporting device
Inhibitor of cellular proliferation
Brushless DC motor control system
Hinge joint for hollow panels for covering swimming pools or the like
Method and apparatus for controlling carbon source concentration in aerobic cultivation of a microorganism
Formable hose with a reformable insert
System for adapting a computer system to different types of data storage disks for interchangeable use with a disk drive