Resources Contact Us Home
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device

Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.

  Recently Added Patents
Automatic population of feature capabilities on a communication device
Redistribution layer (RDL) with variable offset bumps
Method and device for detecting the dysfunction of a gas pressure sensor in a vehicle tire
Luminescent substrate for liciferase
Cardiac chamber volume computation from contours and base plane in cardiac MR Cine images
Pixel structure of organic light emitting device
Handling errors in a data processing system
  Randomly Featured Patents
Magnetic disk drive with flying height control, control method, and manufacturing method
Pharmaceutical compositions for glucocorticoid replacement therapy
Scalable schedules for serial communications controller in data processing systems
Calibrating an optical transceiver via adaptive testing
Photocurable polyurethane-acrylate ionomer compositions for aqueous developable printing plates
Structure for a spray gun
Cooling apparatus and image formation apparatus
Valve assembly
Signal equalization selector
Arrangement for auscultation training