Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Power transmission control device for vehicle
Circuit arrangement for a piezo transformer, and method therefor
Method and apparatus for soft information transfer between constituent processor circuits in a soft-value processing apparatus
Gemstone
Push-up bar
Apparatus and methods for inventory, sale, and delivery of digitally transferable goods
Shape based similarity of continuous wave doppler images
  Randomly Featured Patents
Fabrication of complementary n-channel and p-channel circuits (ICs) useful in the manufacture of dynamic random access memories (drams)
Spoon and fork head combination
Graded material and method for synthesis thereof and method for processing thereof
Arrangement for detecting measuring data in motor vehicles
Hardware switch for hypervisors and blade servers
Reel mechanism
Nucleic acid and amino acid sequences relating to Streptococcus pneumoniae for diagnostics and therapeutics
Coolant filter assembly for a vehicle
Exhaust gas turbo-charger turbine
Contact lenses colored with crystalline colloidal array technology