Resources Contact Us Home
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device

Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.

  Recently Added Patents
Silicone hydrogel, lens for eye and contact lens
Bit error mitigation
Inducement of organogenetic tolerance for pancreatic xenotransplant
Pressing mold for optical lenses and method for manufacturing glass optical lenses
Test method for inspection device, particularly for label seating inspection device
Developing cartridge
Nanoparticle entrapment of materials
  Randomly Featured Patents
Solvent recovery and reclamation system
Induction-type position measuring apparatus
Transdermal therapeutic system comprising tulobuterol as active substance
Multiple character word indication system employing sequential sensible indicia
Bubble pipe
Isolated switching power supply device
Receptacle to transport and display an artist's framed canvas
Energy absorbing vehicle fender
Triaryl substituted imidazoles, compositions containing such compounds and methods of use
Sample-and-hold device using complementary bipolar technology