Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Antenna support device
Engine RPM control device
Lighting fixture
Wall flow type exhaust gas purification filter
Media processing method and device
Power converter and method including noise suppression by controlling phase shifting of converter cells
Semiconductor devices and methods for changing operating characteristics and semiconductor systems including the same
  Randomly Featured Patents
Integrated circuit package with molded insulation
Apparatus, method and program for creating tool reference plane
Field effect element utilizing resonant-tunneling and a method of manufacturing the same
Target recognition system
Method of and apparatus for controlling diamond drill feed
Emergency data message router database
Bud vase
Identification system for a lift installation
System and method for programmably adjusting gain and frequency response in a 10-gigabit Ethernet/fibre channel system
Thermal cell non-deflagration design