Resources Contact Us Home
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device

Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.

  Recently Added Patents
Method for using a super-slippery thin layer characterized by the method for making same
Gangable electrical box and leveling assembly
Support for a portable electronic device
Method to calibrate RF paths of an FHOP adaptive base station
Communication system, authentication device, control server, communication method, and program
Electronic communication device
Soybean cultivar CL0911610
  Randomly Featured Patents
Ground clutch assembly with dynamic engagement and disengagement
Limited-traceability systems
Reconstitutable rod cluster control assembly
Media display unit
Eyelash applique
Method and equipment in the measurement of the flatness of the flow surface of the headbox of a paper machine
Insulin supplemented infant formula
Tubular seat
Method for deoxidizing tantalum material
Ablatable medium for optical recording