Resources Contact Us Home
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device

Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.

  Recently Added Patents
Editing device and editing method
Method for improving the performance of browser-based, formula-driven parametric objects
Active and progressive targeted advertising
Towel clip
Markers of acute myeloid leukemia stem cells
Method and system for automatically hiding irrelevant parts of hierarchical structures in computer user interfaces
  Randomly Featured Patents
Voltage stabilizer with a minimal voltage drop designed to withstand high voltage transients
Steam cleaner including a quick release coupling for a cleaning tool
Apparatus, process and system for delivering fluid to a distillation column or reactor
Substituted 2,3-naphthalenedicarboxaldehydes
Method and apparatus to create and compare debug scenarios of a computer process
Electrolytic recovery of silver from photographic bleach-fix baths
Digital photo frame
Flushable hub
Method for making an acoustic transducer
Prevention of surface channels in silicon semiconductor devices