Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Cordless hand blender
Integrated circuits with magnetic core inductors and methods of fabrications thereof
Method and apparatus for a battery docking connector having reserve power for hot battery swap
Light emitting device
Contact detection between a disk and magnetic head
Container
Accessory sleeve
  Randomly Featured Patents
Intellectual property core protection for integrated circuits
Active-substance vector multiparticulate system, production and use thereof
Catalyst for dehydrogenating primary alcohols to make carboxylic acid salts
Method of making a compound valve seat
Closure check
Footrest
Electrochromic device
Parallel mode on-screen display system
Fluorine-containing copolymer and composition for preparing low reflectance film
Adjustable strap buckle