Resources Contact Us Home
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device

Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.

  Recently Added Patents
Timing controller capable of removing surge signal and display apparatus including the same
Compositions of PD-1 antagonists and methods of use
Automated synchronization of design features in disparate code components using type differencing
Bend resistant cable
Information terminal, setting information distribution server, right information distribution server, network connection setting program and method
Method and system for implementing power detection
System and method for performing image correction
  Randomly Featured Patents
Device for defacing valuable documents and cases for automatic banknote dispensers fitted with such device
Method for controlling vertical type MOSFET in bridge circuit
Systems and methods for efficient channel classification
Method of distracting vertebral bones
Tillage point
Electronic ignition control method and apparatus
Standard receptacle connector with plug detecting functions and sink-type receptacle connector with plug detecting functions
Configuration of multiple database audits
Compositions of hormonally active human and porcine inhibin containing an .alpha. chain and 62 chain
Weft presenting device for looms with selective weft feed