Resources Contact Us Home
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device

Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.

  Recently Added Patents
Light receiving element with offset absorbing layer
Program recording medium, image processing apparatus, imaging apparatus, and image processing method
Semiconductor device having a multilevel interconnect structure and method for fabricating the same
Communication system including relay station and data frame for the communication system
Dental composition, kit of parts and use thereof
2,5-disubstituted piperidine orexin receptor antagonists
Method for resource allocation in a wireless communication network, method for error-free transmission of information, node and wireless communication network
  Randomly Featured Patents
Arrangement for recording or reproducing data reduced video information
Automatic control system for mechanical ventilation for active or passive subjects
Spectrum analyzer having enterable offsets and automatic display zoom
Rapid response structure of gas sensor
Protective sleeve for sphygmomanometer cuff
Ink ribbon cartridge
Collagen based biomaterials and methods of preparation and use
Noise generator
Maintaining data communication through neighboring mobile units during handoff
Process for annealing a moving metal substrate