Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device - Drawing for Patent # 5195053

Resources

Home

Browse by:

Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device

Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.