Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Data processing device and method using error detection code, method of compensating for data skew, and semiconductor device having the data processing device
Method for acquiring a three-dimensional image of a set of teeth
Key pad and key pad assembly
System and method for automatically navigating a depth contour
MAC structure with packet-quasi-static blocks and ARQ
Damping suspension with an up-lift capability for an add-on armor system
Semiconductor device having agglomerate terminals
  Randomly Featured Patents
Battery pack
IP-based call content intercept using repeaters
Method and apparatus for photoinductive imaging
Self-sealing inflatable bag and method for packaging an article therein
Acute treatment of social phobia
Under-cabinet can opener
Flexible substrate wide band, multi-frequency antenna system
Spark plug with improved noble metal chip
Picture frame moulding
Fine stereoscopic image matching and dedicated instrument having a low stereoscopic coefficient