Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Integration of computing device and lighting system
Multijunction photovoltaic cell fabrication
Object display apparatus and control method thereof
Poly (alkyl epdxides), process for making, and lubricant compositions having same
Bispecific anti-VEGF/anti-ANG-2 antibodies
Service directory
RF MEMS switch using change in shape of fine liquid metal droplet
  Randomly Featured Patents
Glass-ceramics, process for the their preparation and use
Multi-media data editing system, method and electronic device using same
Mobile communication system, mobile station and diversity handover branch control method
Room temperature IR camera
Bicycle damping enhancement system
Low contact nasal mask and system using same
A-frame ladder with a tambour gate/barrier
Push button mechanical pencil
Coating and a seal consisting of said coating
Pulsed write techniques for magneto-resistive memories