Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Bit error mitigation
Antenna arrangement and antenna housing
(4926
Methods and systems for dynamic spectrum arbitrage
DMAPN having a low DGN content and a process for preparing DMAPA having a low DGN content
Non-aqueous solution process for the preparation of cross-linked polymers
Cosmetic or pharmaceutical peptides containing uncoded amino acids and their use in the treatment and/or care of the skin, mucous membranes, or scalp
  Randomly Featured Patents
Safety pushpin
Method for removing leukocytes and methylene blue from plasma
Chemical tester for pools
Composite packing
Process for the polymerization of hexafluoropropene oxide
Buoyant toy
Ejector of a moveable furniture part
Receiver
Drafting machine
Tape cartridge