Resources Contact Us Home
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device

Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.

  Recently Added Patents
Method of forming solderable side-surface terminals of quad no-lead frame (QFN) integrated circuit packages
Processing abstract derived entities defined in a data abstraction model
Bacterial superantigen vaccines
Battery pack with connecting device
Memory with separate read and write paths
Phase locking loop
Method, system and computer program product for verifying floating point divide operation results
  Randomly Featured Patents
Methods for diagnosis and prognostic of psychiatric diseases
Parallel processing for generating a thinned image
Phase changeable memory cells and methods of fabricating the same
Power management module and method of manufacture
Method and apparatus for interfacing computer light pens
Neck sock cover for a stringed instrument
Neon light display
Infrared ray switching device
Monolithic printhead with self-aligned groove and relative manufacturing process
Highly active and selective catalysts for the production of unsaturated nitriles, methods of making and using the same