Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device wired to accommodate increased capacity without increasing the size of the semiconductor memory device










Image Number 5 for United States Patent #5195053.

A boundary region for wiring is provided by expanding one of a plurality of boundary regions boundary regions each being between adjacent ones of a plurality of decoder circuits included in a decoder circuit block corresponding to a memory cell array by shifting a desired portion of at least one of the decoder circuits by a desired distance and a wiring connecting wirings in the decoder circuit to a circuit provided outside the decoder circuit block is arranged in the boundary region for wiring, so that a circuit arrangement in a second region outside the decoder circuits can be made freely.








 
 
  Recently Added Patents
Light receiving element with offset absorbing layer
Adaptive switch mode LED system
Device and process for isolating and cultivating live cells on a filter or extracting their genetic material
Tunnel magnetoresistance read head with narrow shield-to-shield spacing
Systems and methods for simultaneously configuring multiple independent backups
Shoe
Fabrication method of packaging substrate having through-holed interposer embedded therein
  Randomly Featured Patents
Light illumination source
Apparatus for reducing process drift in inductive coupled plasma etching such as oxide layer
Railroad track model servomotor type control system
Block assembly and devices formed thereby
DNA Sequences and amino acid sequences of class B beta-lactamase enzymes from bacteroides fragilis
Low voltage modular room ionization system
Method and system for producing graphical images
Train case
Flexible heat transfer device and method
Swing-arm device for a vehicle lift