Resources Contact Us Home
Error-bit generating circuit for use in a non-volatile semiconductor memory device

Image Number 3 for United States Patent #5142541.

An error-bit generating circuit for use in a nonvolatile semiconductor memory device, particularly in an EEPROM. The circuit is capable of easily checking the deterioration of operational performance in an error checking correction device thereof, by intentionally writing bit-error data into a memory cell thereof. The error-bit generating circuit includes a parity generator for generating specified bits of parity data according to input data received from an input buffer, means for writing into a memory cell array the input data and parity data, means for, after reading out the input data and parity data from the memory cell array, correcting an error-bit among the input data and then providing the corrected data, and an error-bit generator coupled between the input buffer and the memory cell array, for generating an error-bit signal onto a selected bit of the input data in response to a control signal and an address signal.

  Recently Added Patents
Active tags
Method for delivering a volatile material
Compositions and methods for inhibition of MMP13:MMP-substrate interactions
Scanning optical positioning system with spatially triangulating receivers
System for hot-start amplification via a multiple emulsion
Apparatus and method for efficient transmission of acknowledgements
RFID reader revocation checking using low power attached displays
  Randomly Featured Patents
Electrolytic methods for production of high density copper powder
Asymmetric satellite-based internet service
Vehicle drive force control device
Embedding a nanotube inside a nanopore for DNA translocation
Water purifier method
Low NOx boilers, heaters, systems and methods
Apparatus for measuring the throughput of material on a conveyer
Bottle carrier
Information display case
Method of forming a source/drain and a transistor employing the same