Resources Contact Us Home
Error-bit generating circuit for use in a non-volatile semiconductor memory device

Image Number 3 for United States Patent #5142541.

An error-bit generating circuit for use in a nonvolatile semiconductor memory device, particularly in an EEPROM. The circuit is capable of easily checking the deterioration of operational performance in an error checking correction device thereof, by intentionally writing bit-error data into a memory cell thereof. The error-bit generating circuit includes a parity generator for generating specified bits of parity data according to input data received from an input buffer, means for writing into a memory cell array the input data and parity data, means for, after reading out the input data and parity data from the memory cell array, correcting an error-bit among the input data and then providing the corrected data, and an error-bit generator coupled between the input buffer and the memory cell array, for generating an error-bit signal onto a selected bit of the input data in response to a control signal and an address signal.

  Recently Added Patents
Antennas and their coupling characteristics for wireless power transfer via magnetic coupling
Method and system for a low-power client in a wide area network
Method and system for physical verification using network segment current
Chip on film (COF) package having test line for testing electrical function of chip and method for manufacturing same
Method and system for blocking hazardous information
Method and apparatus for networked modems
Petunia plant named `Bartpet001`
  Randomly Featured Patents
Photocomposing apparatus
Method for forming a liquid crystal display with particular metal layer
Volume control apparatus and volume control program
Product packaging device
Platinum-containing compounds methods for their preparation and applications thereof
Portable electric tool equipped with a device that can be used to determine the relative position of two elements of said tool at least one of which is movable
Network gaming system
IC with comparator receiving expected and mask data from pads
Addressing recurrent atrial fibrillation
Antenna apparatus and communication system