Resources Contact Us Home
Error-bit generating circuit for use in a non-volatile semiconductor memory device

Image Number 2 for United States Patent #5142541.

An error-bit generating circuit for use in a nonvolatile semiconductor memory device, particularly in an EEPROM. The circuit is capable of easily checking the deterioration of operational performance in an error checking correction device thereof, by intentionally writing bit-error data into a memory cell thereof. The error-bit generating circuit includes a parity generator for generating specified bits of parity data according to input data received from an input buffer, means for writing into a memory cell array the input data and parity data, means for, after reading out the input data and parity data from the memory cell array, correcting an error-bit among the input data and then providing the corrected data, and an error-bit generator coupled between the input buffer and the memory cell array, for generating an error-bit signal onto a selected bit of the input data in response to a control signal and an address signal.

  Recently Added Patents
Server system and method for discovering digital assets in enterprise information systems
Systems and methods for flow mirroring with network-scoped connection-oriented sink
Method of preparing highly fluorinated carboxylic acids and their salts
Porous polymeric resins
Polymer-encapsulated colorant nanoparticles
Materials and methods for synthesis of a flavor and aroma volatile in plants
Biomarkers of gastric cancer and use thereof
  Randomly Featured Patents
Marine propulsion device including gauge with adjustable sensitivity
Combined bottle and cap
Round chafer unit
Methods of preparing and using single chain anti-tumor antibodies
Method for removing a coating from a portion of optical fiber
Compost-type toilet equipment
Mask system
Selective herbicide for sugarcane
Liquid-ring compressor unit
Portable computer pedestal method and apparatus