Resources Contact Us Home
Error-bit generating circuit for use in a non-volatile semiconductor memory device

Image Number 2 for United States Patent #5142541.

An error-bit generating circuit for use in a nonvolatile semiconductor memory device, particularly in an EEPROM. The circuit is capable of easily checking the deterioration of operational performance in an error checking correction device thereof, by intentionally writing bit-error data into a memory cell thereof. The error-bit generating circuit includes a parity generator for generating specified bits of parity data according to input data received from an input buffer, means for writing into a memory cell array the input data and parity data, means for, after reading out the input data and parity data from the memory cell array, correcting an error-bit among the input data and then providing the corrected data, and an error-bit generator coupled between the input buffer and the memory cell array, for generating an error-bit signal onto a selected bit of the input data in response to a control signal and an address signal.

  Recently Added Patents
Editing device and editing method
Method for driving electrophoretic display device, electrophoretic display device, and electronic device
Methods and systems for creating a tail risk hedge index and trading derivative products based thereon
Information distribution system, information distributing method, node, and recording medium
System and method for improving text input in a shorthand-on-keyboard interface
Scalable architecture for rank order filtering
Lid for a container
  Randomly Featured Patents
Combined ceiling fan and recessed lighting fixture
Temperature-operated fluid friction coupling
Method and apparatus for monitoring sound-conducting media
Method and system for fabricating three-dimensional microstructure
Solar energy gasification of solid carbonaceous material in liquid dispersion
Dishwashing product
Closed loop air conditioning system
Multilayer container package for dispensing a liquid product
Load-bearing resilient mount
Storage unit, method of checking storage unit, reading and writing method