Resources Contact Us Home
Circuit for repairing defective bit in semiconductor memory device and repairing method

Image Number 5 for United States Patent #5134585.

A circuit for repairing a defective memory cell is provided between a row or column decoder and a memory cell array. When the decoder has n output lines, the memory cell array includes at least (N+1) row or column lines, where n is an integer. The repair circuit includes connection circuit for connecting the output lines of the decoder to the row or column lines, and a circuit for defining the connection of the connection circuit. The connection circuit includes n switching elements each of which is operable to connect one output line of the decoder to at least two row or column lines. The defining circuit defines the connection path of each switching element such that the output lines of the decoder is connected in one to one correspondence to successively located row or column lines excluding a row or column line connecting a defective memory cell. The defining circuit includes a series of laser programmable fuse elements provided between an operation voltage supply and a ground line. The repair circuit occupies a reduced area of a chip because of no spare decoder and no program circuit and it carries out a reliable and fast memory repair because of the reduced number of the fuse elements to be blown off.

  Recently Added Patents
Circuit board having semiconductor chip embedded therein
Field of view matching in a visual prosthesis
Wearable display device
Integrating map-reduce into a distributed relational database
Programming method of non-volatile memory device
Data unit receiver and sender control method
Data communication apparatus, method of controlling the same, program, and storage medium
  Randomly Featured Patents
System and method to avoid oscillatory behavior in proportional-integral-derivative (PID) controllers by using fuzzy inference and modified/active damping
Balancing system for a camera crane
Device and method for increasing the internal address of a memory device using multifunctional terminals
Piano hammer
Differential floating gate circuit and method for programming
Method of producing a Mad polypeptide
Spacing conveyor mechanism
Writing instrument with cap member therefor
Multiple layer combining adapter
Soldering method and solder joint