Resources Contact Us Home
Circuit for repairing defective bit in semiconductor memory device and repairing method

Image Number 5 for United States Patent #5134585.

A circuit for repairing a defective memory cell is provided between a row or column decoder and a memory cell array. When the decoder has n output lines, the memory cell array includes at least (N+1) row or column lines, where n is an integer. The repair circuit includes connection circuit for connecting the output lines of the decoder to the row or column lines, and a circuit for defining the connection of the connection circuit. The connection circuit includes n switching elements each of which is operable to connect one output line of the decoder to at least two row or column lines. The defining circuit defines the connection path of each switching element such that the output lines of the decoder is connected in one to one correspondence to successively located row or column lines excluding a row or column line connecting a defective memory cell. The defining circuit includes a series of laser programmable fuse elements provided between an operation voltage supply and a ground line. The repair circuit occupies a reduced area of a chip because of no spare decoder and no program circuit and it carries out a reliable and fast memory repair because of the reduced number of the fuse elements to be blown off.

  Recently Added Patents
Press nut
Receiver with feedback continuous-time delta-sigma modulator with current-mode input
Method for growing group III-nitride crystals in supercritical ammonia using an autoclave
Bisphosphonate compounds
Motor drive component verification system and method
Expandable mobile device
  Randomly Featured Patents
Modulators of aldehyde dehydrogenase activity and methods of use thereof
Virtual smart card system and method
Faucet assembly
Film laminate food wrap and food pouch therefrom
Double sided video monitor
Flue insert to control exhaust gases
Apparatus for separating card strips during carding of fibrous materials
Vertically assembled puzzles
Storage electrode of a capacitor and a method of forming the same