Resources Contact Us Home
Circuit for repairing defective bit in semiconductor memory device and repairing method

Image Number 5 for United States Patent #5134585.

A circuit for repairing a defective memory cell is provided between a row or column decoder and a memory cell array. When the decoder has n output lines, the memory cell array includes at least (N+1) row or column lines, where n is an integer. The repair circuit includes connection circuit for connecting the output lines of the decoder to the row or column lines, and a circuit for defining the connection of the connection circuit. The connection circuit includes n switching elements each of which is operable to connect one output line of the decoder to at least two row or column lines. The defining circuit defines the connection path of each switching element such that the output lines of the decoder is connected in one to one correspondence to successively located row or column lines excluding a row or column line connecting a defective memory cell. The defining circuit includes a series of laser programmable fuse elements provided between an operation voltage supply and a ground line. The repair circuit occupies a reduced area of a chip because of no spare decoder and no program circuit and it carries out a reliable and fast memory repair because of the reduced number of the fuse elements to be blown off.

  Recently Added Patents
Digital broadcast receiver and method for processing caption thereof
System and method for distributed security
Cable preparation tool
Database caching utilizing asynchronous log-based replication
System and method for outputting virtual textures in electronic devices
Printed circuit board including electromagnetic bandgap structure
Printed circuit board unit having routing unit mounted thereon and computer device having the same
  Randomly Featured Patents
Thermally assisted integrated MRAM design and process for its manufacture
Method of correcting measurement errors caused by clock deviations in a secondary radar system
Optical information storage medium
Polycyclic polymers containing pendant cyclic anhydride groups
Arylsulfonanilide phosphates
Built in hydraulic jack
Address path circuit with row redundant scheme
Device for storing article protecting automobile body
Low voltage operation DRAM control circuits