Resources Contact Us Home
Circuit for repairing defective bit in semiconductor memory device and repairing method

Image Number 2 for United States Patent #5134585.

A circuit for repairing a defective memory cell is provided between a row or column decoder and a memory cell array. When the decoder has n output lines, the memory cell array includes at least (N+1) row or column lines, where n is an integer. The repair circuit includes connection circuit for connecting the output lines of the decoder to the row or column lines, and a circuit for defining the connection of the connection circuit. The connection circuit includes n switching elements each of which is operable to connect one output line of the decoder to at least two row or column lines. The defining circuit defines the connection path of each switching element such that the output lines of the decoder is connected in one to one correspondence to successively located row or column lines excluding a row or column line connecting a defective memory cell. The defining circuit includes a series of laser programmable fuse elements provided between an operation voltage supply and a ground line. The repair circuit occupies a reduced area of a chip because of no spare decoder and no program circuit and it carries out a reliable and fast memory repair because of the reduced number of the fuse elements to be blown off.

  Recently Added Patents
Computerized apparatus for identifying industries for potential transfer of a job function
Method for processing an algae medium containing algae microorganisms to produce algal oil and by-products
Nanowire structured photodiode with a surrounding epitaxially grown P or N layer
Chemically bonded carbon nanotube-polymer hybrid and nanocomposite thereof
Hybrid coatings and associated methods of application
Positioning vehicles to improve quality of observations at intersections
  Randomly Featured Patents
Method and related apparatus for driving pixels located in a row of an LCD panel toward the same average voltage value
Frame construction of a sliding door
Enhanced chip scale package for flip chips
Information processor
Apparatus for forming stacks from folded printing products
Fast curing primary optical fiber coating
Method of detecting logos, titles, or sub-titles in video frames
Spheres useful in a detachable connective medium for ball grid array assemblies
Distributed storage network utilizing memory stripes
Conductive peptide nanofiber and method of manufacture of the same