Resources Contact Us Home
Circuit for repairing defective bit in semiconductor memory device and repairing method

Image Number 2 for United States Patent #5134585.

A circuit for repairing a defective memory cell is provided between a row or column decoder and a memory cell array. When the decoder has n output lines, the memory cell array includes at least (N+1) row or column lines, where n is an integer. The repair circuit includes connection circuit for connecting the output lines of the decoder to the row or column lines, and a circuit for defining the connection of the connection circuit. The connection circuit includes n switching elements each of which is operable to connect one output line of the decoder to at least two row or column lines. The defining circuit defines the connection path of each switching element such that the output lines of the decoder is connected in one to one correspondence to successively located row or column lines excluding a row or column line connecting a defective memory cell. The defining circuit includes a series of laser programmable fuse elements provided between an operation voltage supply and a ground line. The repair circuit occupies a reduced area of a chip because of no spare decoder and no program circuit and it carries out a reliable and fast memory repair because of the reduced number of the fuse elements to be blown off.

  Recently Added Patents
Cooling system and method of a fuel cell
Corrosion sensors
System and method for correlating curricula
Handheld metallic debris collector
Back light unit and liquid crystal display including the same
Method for presenting the drift values of an aircraft
Impedance matching circuit capable of efficiently isolating paths for multi-band power amplifier
  Randomly Featured Patents
Backup power system
Photo detective unit and electric apparatus using the same
Electrophoresis member, production thereof and capillary electrophoresis apparatus
SLR Mirror and shutter rebound prevention mechanism
Directional impact tool for tunneling
Method of fabricating a CMOS device with dual metal gate electrodes
Systems and methods for controlling HDA system capabilities
Method and apparatus for coupling a channeled sample probe to tissue
Method of assembling displays on substrates
Apparatus for the measurement of viscosity