Resources Contact Us Home
Circuit for repairing defective bit in semiconductor memory device and repairing method

Image Number 2 for United States Patent #5134585.

A circuit for repairing a defective memory cell is provided between a row or column decoder and a memory cell array. When the decoder has n output lines, the memory cell array includes at least (N+1) row or column lines, where n is an integer. The repair circuit includes connection circuit for connecting the output lines of the decoder to the row or column lines, and a circuit for defining the connection of the connection circuit. The connection circuit includes n switching elements each of which is operable to connect one output line of the decoder to at least two row or column lines. The defining circuit defines the connection path of each switching element such that the output lines of the decoder is connected in one to one correspondence to successively located row or column lines excluding a row or column line connecting a defective memory cell. The defining circuit includes a series of laser programmable fuse elements provided between an operation voltage supply and a ground line. The repair circuit occupies a reduced area of a chip because of no spare decoder and no program circuit and it carries out a reliable and fast memory repair because of the reduced number of the fuse elements to be blown off.

  Recently Added Patents
Highly stable electrolytic water with reduced NMR half line width
Mobile communication terminal provided with handsfree function and controlling method thereof
Electronic component and a system and method for producing an electronic component
Subcarrier cluster-based power control in wireless communications
Encoder that detects positional information of a moving body generating interference fringes that move in opposite directions
Information processing apparatus and update information obtainment method
Composite aircraft floor system
  Randomly Featured Patents
Water fitness and therapy device
Mode transition control method and circuit for a charge pump
Method of injection molding a hollow golf club
Interface control logic for embedding a microprocessor in a gate array
Guitar cover for protecting guitar supported on guitar stand
Farnesyl protein transferase inhibitors
General internet method for routing packets in a communications network
Method of rolling feed products into different sized finished products
Method and system for determining which memory locations have been accessed in a self timed cache architecture