Resources Contact Us Home
Circuit for repairing defective bit in semiconductor memory device and repairing method

Image Number 2 for United States Patent #5134585.

A circuit for repairing a defective memory cell is provided between a row or column decoder and a memory cell array. When the decoder has n output lines, the memory cell array includes at least (N+1) row or column lines, where n is an integer. The repair circuit includes connection circuit for connecting the output lines of the decoder to the row or column lines, and a circuit for defining the connection of the connection circuit. The connection circuit includes n switching elements each of which is operable to connect one output line of the decoder to at least two row or column lines. The defining circuit defines the connection path of each switching element such that the output lines of the decoder is connected in one to one correspondence to successively located row or column lines excluding a row or column line connecting a defective memory cell. The defining circuit includes a series of laser programmable fuse elements provided between an operation voltage supply and a ground line. The repair circuit occupies a reduced area of a chip because of no spare decoder and no program circuit and it carries out a reliable and fast memory repair because of the reduced number of the fuse elements to be blown off.

  Recently Added Patents
Method and apparatus to adjust received signal
Circuit for compressing data and a processor employing same
Fuel cell system with mechanical check valve
Droplet generation and detection device, and droplet control device
Fail-safe upgrading of portable electronic device software
Local access to data while roaming with a mobile telephony device
Sensor coating
  Randomly Featured Patents
Thioamides and their use as crop protection agents
Off-hook triggered cellular-landline conference call
Method for production of trussed rafters with nail plate joints
Optical recording material and optical recording medium
Negative voltage discharge scheme to improve snapback in a non-volatile memory
Plasma etching methods and methods of forming memory devices comprising a chalcogenide comprising layer received operably proximate conductive electrodes
Dye tube spacer for package dyeing
Thin-film transistor circuit, design method for thin-film transistor, design program for thin-film transistor circuit, design program recording medium, design library database, and display dev
Low-temperature-resistant, halogen-free, flame retardant polyolefin-based resin composition
Trim part with decor surface