Resources Contact Us Home
Manufacturing method of well region in coms intergrated circuit

Image Number 9 for United States Patent #5114868.

First, N-type channel stoppers are formed in an element formation region of a P-channel MOS transistor and in an element isolation region of the P-channel MOS transistor, of a CMOS transistor. After forming a field oxide film, an N well is formed in the element formation region of the P-channel MOS transistor. In spite of the fact that the dose of ions used for the formation of an N-type channel stopper is smaller than the dose of ions used for the formation of an N well, the surface concentration of the N-type impurity of the N-type channel stopper is higher than that of the N well. The N-type impurity concentration in the portion where the N-type channel stopper and the N well are brought into contact, becomes uniform. The variability in the threshold voltage of the P-channel MOS transistor, the threshold voltage of the P-channel parasitic MOS transistor, the junction breakdown voltage of the P.sup.+ diffused layer and the junction capacitance of the P.sup.+ diffused layer is reduced, so that the device obtained is suited for the submicron process.

  Recently Added Patents
Display device substrate, method for manufacturing the same, display device, method for forming multi-layer wiring, and multi-layer wiring substrate
Haloalky -substituted amides as insecticides and acaricides
Clock distribution circuit
Camera system, video processing apparatus, and camera apparatus
Communication terminal, communication system, server apparatus, and communication connecting method
System and method for computational unification of heterogeneous implicit and explicit processing elements
Optical splitter device
  Randomly Featured Patents
Die segment for briquetting roll
System for viewing and monitoring embedded processor operation
Method of manufacture of (-)-galanthamine in high yield and purity substantially free of epigalanthamine
Method of making decorative articles
Computers including an undiced semiconductor wafer with Faraday Cages and internal flexibility sipes
Control apparatus for an automatic-opened umbrella
Process for photo-assisted epitaxial growth using remote plasma with in-situ etching
Elevator hoist apparatus and manufacturing method therefor
Bottle security device
Trench buried bit line memory devices and methods thereof