Resources Contact Us Home
Manufacturing method of well region in coms intergrated circuit

Image Number 9 for United States Patent #5114868.

First, N-type channel stoppers are formed in an element formation region of a P-channel MOS transistor and in an element isolation region of the P-channel MOS transistor, of a CMOS transistor. After forming a field oxide film, an N well is formed in the element formation region of the P-channel MOS transistor. In spite of the fact that the dose of ions used for the formation of an N-type channel stopper is smaller than the dose of ions used for the formation of an N well, the surface concentration of the N-type impurity of the N-type channel stopper is higher than that of the N well. The N-type impurity concentration in the portion where the N-type channel stopper and the N well are brought into contact, becomes uniform. The variability in the threshold voltage of the P-channel MOS transistor, the threshold voltage of the P-channel parasitic MOS transistor, the junction breakdown voltage of the P.sup.+ diffused layer and the junction capacitance of the P.sup.+ diffused layer is reduced, so that the device obtained is suited for the submicron process.

  Recently Added Patents
Conductor-mixed active electrode material, electrode structure, rechargeable battery, and manufacturing method of conductor-mixed active electrode material
Multicyclic compounds and methods of use thereof
Avoiding conflict in update in distributed environment employing multiple clients
Information processing apparatus and power supply controlling method
Bipolar transistor with diffused layer between deep trench sidewall and collector diffused layer
Image forming apparatus, control method of image forming apparatus, and storage medium
Display apparatus
  Randomly Featured Patents
Method for avoiding an inground obstacle at a known depth
Cleaning apparatus
Sled buck testing system
Chrysanthemum plant named `Fashion Time`
Centrifugal separator
Universal adapter for connectors and valves
Metering apparatus and method for introducing a powdery medium into a fluid
Silicon nanoparticle field effect transistor and transistor memory device
Electric power system interconnection device
Apparatus and method for retention of thin foils during forming