Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Manufacturing method of well region in coms intergrated circuit










Image Number 9 for United States Patent #5114868.

First, N-type channel stoppers are formed in an element formation region of a P-channel MOS transistor and in an element isolation region of the P-channel MOS transistor, of a CMOS transistor. After forming a field oxide film, an N well is formed in the element formation region of the P-channel MOS transistor. In spite of the fact that the dose of ions used for the formation of an N-type channel stopper is smaller than the dose of ions used for the formation of an N well, the surface concentration of the N-type impurity of the N-type channel stopper is higher than that of the N well. The N-type impurity concentration in the portion where the N-type channel stopper and the N well are brought into contact, becomes uniform. The variability in the threshold voltage of the P-channel MOS transistor, the threshold voltage of the P-channel parasitic MOS transistor, the junction breakdown voltage of the P.sup.+ diffused layer and the junction capacitance of the P.sup.+ diffused layer is reduced, so that the device obtained is suited for the submicron process.








 
 
  Recently Added Patents
Therapeutic compositions and methods
Software self-checking systems and methods
Silicone hydrogel, lens for eye and contact lens
Reading apparatus and reading method
Adaptive analog echo/next cancellation
Wild card auto completion
Method of transmitting and receiving wireless resource information
  Randomly Featured Patents
Micro controller for decompressing and compressing variable length codes via a compressed code dictionary
Parts recognition method and apparatus therefor
Draped parison blow molding apparatus
Connector block
Open `plug and play` O and M architecture for a radio base station
Contact printing process
Sewing machine
Arrangement for processing video signals
Deodorizing agent
Programmable LSI