Resources Contact Us Home
Manufacturing method of well region in coms intergrated circuit

Image Number 7 for United States Patent #5114868.

First, N-type channel stoppers are formed in an element formation region of a P-channel MOS transistor and in an element isolation region of the P-channel MOS transistor, of a CMOS transistor. After forming a field oxide film, an N well is formed in the element formation region of the P-channel MOS transistor. In spite of the fact that the dose of ions used for the formation of an N-type channel stopper is smaller than the dose of ions used for the formation of an N well, the surface concentration of the N-type impurity of the N-type channel stopper is higher than that of the N well. The N-type impurity concentration in the portion where the N-type channel stopper and the N well are brought into contact, becomes uniform. The variability in the threshold voltage of the P-channel MOS transistor, the threshold voltage of the P-channel parasitic MOS transistor, the junction breakdown voltage of the P.sup.+ diffused layer and the junction capacitance of the P.sup.+ diffused layer is reduced, so that the device obtained is suited for the submicron process.

  Recently Added Patents
Wearable display device
Methods and apparatus for determining a phase error in signals
System and methods for facilitating and documenting user thinking and learning using enhanced interactive constructs
Semiconductor device
Related news articles
Accelerator for a read-channel design and simulation tool
Distributed IPv6 neighbor discovery for large datacenter switching systems
  Randomly Featured Patents
Multi-layer staggered power bus layout design
Polishing composition
Protective anti-glucan antibodies with preference for .beta.-1,3-glucans
Data switch
Method and system for performing concurrent read and write cycles in network switch
Apparatus for reproducing color video signal recorded by TCI signal format
Method for constructing a miniature dual in-line package electrical switch
Sheet feeding apparatus and image reading and recording apparatus provided with the same
Low triphenylphosphate, high phosphorous content isopropyl phenyl phosphates with high ortho alkylation
Device for the emulation of designs for integrated circuits