Resources Contact Us Home
Manufacturing method of well region in coms intergrated circuit

Image Number 7 for United States Patent #5114868.

First, N-type channel stoppers are formed in an element formation region of a P-channel MOS transistor and in an element isolation region of the P-channel MOS transistor, of a CMOS transistor. After forming a field oxide film, an N well is formed in the element formation region of the P-channel MOS transistor. In spite of the fact that the dose of ions used for the formation of an N-type channel stopper is smaller than the dose of ions used for the formation of an N well, the surface concentration of the N-type impurity of the N-type channel stopper is higher than that of the N well. The N-type impurity concentration in the portion where the N-type channel stopper and the N well are brought into contact, becomes uniform. The variability in the threshold voltage of the P-channel MOS transistor, the threshold voltage of the P-channel parasitic MOS transistor, the junction breakdown voltage of the P.sup.+ diffused layer and the junction capacitance of the P.sup.+ diffused layer is reduced, so that the device obtained is suited for the submicron process.

  Recently Added Patents
Digital display devices having communication capabilities
Methods of manufacturing large-area sputtering targets by cold spray
In-network home gateway for hybrid fiber-coax network
Classification using support vector machines and variables selection
Packet-loss handling for downlink multi-user multiple-input and multiple-output wireless network
Deuterated 2-amino-3-hydroxypropanoic acid derivatives
Method for the production of free carboxylic acids
  Randomly Featured Patents
Multi-material vertical form, fill and seal bag
Music-responsive entertainment environment
Dent corn starch enrobing slurry
Method and apparatus for vacuum sealing
Systems and methods for regenerating data from a defective medium
Cable guard and guides for archery bows
Teat unit
All terrain vehicle
Electromagnetic coupler