Resources Contact Us Home
Manufacturing method of well region in coms intergrated circuit

Image Number 7 for United States Patent #5114868.

First, N-type channel stoppers are formed in an element formation region of a P-channel MOS transistor and in an element isolation region of the P-channel MOS transistor, of a CMOS transistor. After forming a field oxide film, an N well is formed in the element formation region of the P-channel MOS transistor. In spite of the fact that the dose of ions used for the formation of an N-type channel stopper is smaller than the dose of ions used for the formation of an N well, the surface concentration of the N-type impurity of the N-type channel stopper is higher than that of the N well. The N-type impurity concentration in the portion where the N-type channel stopper and the N well are brought into contact, becomes uniform. The variability in the threshold voltage of the P-channel MOS transistor, the threshold voltage of the P-channel parasitic MOS transistor, the junction breakdown voltage of the P.sup.+ diffused layer and the junction capacitance of the P.sup.+ diffused layer is reduced, so that the device obtained is suited for the submicron process.

  Recently Added Patents
Filtering method for improving the data quality of geometric tire measurements
Data processing method
Catalytic pyrolysis using UZM-44 aluminosilicate zeolite
Converter and measuring apparatus
Soybean cultivar CL0911444
Single-chain variable fragment (scFv) able to recognize and bind CD99 human protein
Polishing composition
  Randomly Featured Patents
Method of reducing interference among applications co-located in a process when using dynamic libraries
Cold cathode discharge device with grid control
Shock prevention apparatus for hydraulic/air-pressure equipment and method thereof
Metal fence post remover
Immunologic adjuvant
Multichannel frequency modulator
Speaker arrangement and mounting apparatus and method
Extension mirror with attached light
Drawer wire strike
Image exposure apparatus