Resources Contact Us Home
Manufacturing method of well region in coms intergrated circuit

Image Number 7 for United States Patent #5114868.

First, N-type channel stoppers are formed in an element formation region of a P-channel MOS transistor and in an element isolation region of the P-channel MOS transistor, of a CMOS transistor. After forming a field oxide film, an N well is formed in the element formation region of the P-channel MOS transistor. In spite of the fact that the dose of ions used for the formation of an N-type channel stopper is smaller than the dose of ions used for the formation of an N well, the surface concentration of the N-type impurity of the N-type channel stopper is higher than that of the N well. The N-type impurity concentration in the portion where the N-type channel stopper and the N well are brought into contact, becomes uniform. The variability in the threshold voltage of the P-channel MOS transistor, the threshold voltage of the P-channel parasitic MOS transistor, the junction breakdown voltage of the P.sup.+ diffused layer and the junction capacitance of the P.sup.+ diffused layer is reduced, so that the device obtained is suited for the submicron process.

  Recently Added Patents
Epitaxial substrate for electronic device, in which current flows in lateral direction and method of producing the same
Arcuate motion control in electrostatic actuators
Administrable compositions
Method for manufacturing a magnet coil configuration using a slit band-shaped conductor
Compounds, compositions and use
Multi-carrier operation for wireless systems
Treatment of diabetes with milk protein hydrolysate
  Randomly Featured Patents
Low NOx burner
Device and method for strengthening the elbow
Three component polyol blend for use in insulating rigid polyurethane foams
Image processing apparatus, image processing method, storage medium storing image processing program, and electronic device
Fluid dispenser assembly
Active regulator for maximizing pyroelectric sensitivity
Conveyor system with pivotable hooks
Graphic equalizer or similar article
Latching arrangement for a floor care appliance with mounted accessory appliance
Negative voltage discharge scheme to improve snapback in a non-volatile memory