Resources Contact Us Home
Multi-layer semiconductor device

Image Number 11 for United States Patent #5051865.

A multi-layer semiconductor device which includes a stacked wafer body having a plurality of sets of two semiconductor wafers and a heat sink plate interposed therebetween. An end of the heat sink plate of each set of wafers is exposed at at least one of the side surfaces of the stacked wafer body.An intermediate connecting circuit is provided for connecting circuits in each of the sets of two semiconductors wafers, the intermediate connecting circuit is provided on at least one side surface other than the surface at which the ends of the heat sink plate are exposed.

  Recently Added Patents
System and method of interfacing co-processors and input/output devices via a main memory system
DMAPN having a low DGN content and a process for preparing DMAPA having a low DGN content
Implementing state-of-the-art gate transistor, sidewall profile/angle control by tuning gate etch process recipe parameters
Method for installing industrial components in an environment
Sealing member for piezoelectric resonator device, and piezoelectric resonator device
Semiconductor arrangement with a solder resist layer
Bull stationery tab
  Randomly Featured Patents
Easy tear non-halogenic food wrap
Reflective active matrix liquid crystal display and apparatus
Sleeping bag
Vehicle wheel
Modular partial bars and full width array printheads fabricated from modular partial bars
Development device and image forming device
Biocompatible polyurethanes by treatment with polyoxazoline block copolymers
Tool for removal of plastics material
Electronic device having retractable movable member provided on front surface
Use of sulfonyl-substituted 2-sulfonylaminobenzoic acid N-phenylamides in the treatment of pain