Resources Contact Us Home
Multi-layer semiconductor device

Image Number 11 for United States Patent #5051865.

A multi-layer semiconductor device which includes a stacked wafer body having a plurality of sets of two semiconductor wafers and a heat sink plate interposed therebetween. An end of the heat sink plate of each set of wafers is exposed at at least one of the side surfaces of the stacked wafer body.An intermediate connecting circuit is provided for connecting circuits in each of the sets of two semiconductors wafers, the intermediate connecting circuit is provided on at least one side surface other than the surface at which the ends of the heat sink plate are exposed.

  Recently Added Patents
Access control method, information display device using the same, and information display system
Method and apparatus for diagnosing faults in a hybrid internet protocol network
O-space imaging: highly efficient parallel imaging using complementary nonlinear encoding gradient fields and receive coil geometries
Methods for testing OData services
Method and apparatus for managing communication services for user endpoint devices
Method for using a super-slippery thin layer characterized by the method for making same
Wafer level packaging structure with large contact area and preparation method thereof
  Randomly Featured Patents
Optical compensatory sheet and liquid crystal display
Connector for child stroller sub-assemblies
Carpet cutter
Production of intermetallic particles
Display device of cumulative amount of money for coins
Network connection control
Abbreviated dialing system
Packaging systems and methods for cold chain shipments
Intravenous catheter assembly
Umbrella holster