Resources Contact Us Home
Multi-layer semiconductor device

Image Number 11 for United States Patent #5051865.

A multi-layer semiconductor device which includes a stacked wafer body having a plurality of sets of two semiconductor wafers and a heat sink plate interposed therebetween. An end of the heat sink plate of each set of wafers is exposed at at least one of the side surfaces of the stacked wafer body.An intermediate connecting circuit is provided for connecting circuits in each of the sets of two semiconductors wafers, the intermediate connecting circuit is provided on at least one side surface other than the surface at which the ends of the heat sink plate are exposed.

  Recently Added Patents
Combined high and low frequency stimulation therapy
Automatic actuator for breakers or switches
Methods of isolating bipotent hepatic progenitor cells
Selecting a converter operating mode of a PA envelope power supply
Target output device and extreme ultraviolet light source apparatus
Haloalky -substituted amides as insecticides and acaricides
Channel marking for chip mark overflow and calibration errors
  Randomly Featured Patents
Removal of sulfur compounds from coal during pipeline transport
Container having frangible opening means
System for automatically downloading content from a server to a home system based on user's command from a remote terminal
Method for selection of optical fiber and system for inspection of optical fiber
Method and apparatus for treating calls based on receipt of telecommunications carrier code indications
Rotary-plug wall lamp
Belt transmission having circulated air cooling function
Braking system
Packaged semiconductor and process for manufacturing the same
Tube loading apparatus