Resources Contact Us Home
Multi-layer semiconductor device

Image Number 11 for United States Patent #5051865.

A multi-layer semiconductor device which includes a stacked wafer body having a plurality of sets of two semiconductor wafers and a heat sink plate interposed therebetween. An end of the heat sink plate of each set of wafers is exposed at at least one of the side surfaces of the stacked wafer body.An intermediate connecting circuit is provided for connecting circuits in each of the sets of two semiconductors wafers, the intermediate connecting circuit is provided on at least one side surface other than the surface at which the ends of the heat sink plate are exposed.

  Recently Added Patents
Implementing mixed-precision floating-point operations in a programmable integrated circuit device
Scanned laser vein contrast enhancer
System and method for managing enterprise data
Method and system for cascaded flashcopy zoning and algorithm and/or computer program code and method implementing the same
Method and apparatus of controlling transmission power
Methods and arrangements in a wireless communication system using multi-codeword transmission and ACK/NACK compression
Nonvolatile semiconductor memory with a source line potential level detection circuit
  Randomly Featured Patents
Method and apparatus for degasification of liquid by induced vortexing
Methods for handling packet-switched data transmissions by mobile station with subscriber identity cards and systems utilizing the same
Storage apparatus, data restoration method and computer system
Low supply voltage temperature compensated reference voltage generator and method
Tool bit adapter for universal socket tool
Hybrid regulator
Press with automatic tool changing function and tool cartridge changing device
Xanthene dyes and their application as luminescence quenching compounds
Process for the preparation of difunctional compounds of high enantiomeric purity
Field emission device with circular microtip array