Resources Contact Us Home
Multi-layer semiconductor device

Image Number 11 for United States Patent #5051865.

A multi-layer semiconductor device which includes a stacked wafer body having a plurality of sets of two semiconductor wafers and a heat sink plate interposed therebetween. An end of the heat sink plate of each set of wafers is exposed at at least one of the side surfaces of the stacked wafer body.An intermediate connecting circuit is provided for connecting circuits in each of the sets of two semiconductors wafers, the intermediate connecting circuit is provided on at least one side surface other than the surface at which the ends of the heat sink plate are exposed.

  Recently Added Patents
Methods for processing 2Nx2N block with N being positive integer greater than four under intra-prediction mode and related processing circuits thereof
Contact sensor, driver device, and care bed
Display panel and gate driving circuit and driving method for gate driving circuit
Printing apparatus and method of operation of a printing apparatus
Prevention and treatment of osteoarthritis
Digital fine delay processing
Wall flow type exhaust gas purification filter
  Randomly Featured Patents
Process for the production of ruthenium (III) acetate solution
Temperature sensor
Colored structured protein products
Method and system for updating an archive of a computer file
Device for forming, from the top downwards, articles into a stack of orderly layers
Polynucleotides encoding alzheimer's disease secretase
Multiple planar inductive loop surge suppressor
Water re-circulation valve
Heating element suitable for electric space heaters
Method for multiple antenna transmission using partial channel knowledge