Resources Contact Us Home
Multi-layer semiconductor device

Image Number 11 for United States Patent #5051865.

A multi-layer semiconductor device which includes a stacked wafer body having a plurality of sets of two semiconductor wafers and a heat sink plate interposed therebetween. An end of the heat sink plate of each set of wafers is exposed at at least one of the side surfaces of the stacked wafer body.An intermediate connecting circuit is provided for connecting circuits in each of the sets of two semiconductors wafers, the intermediate connecting circuit is provided on at least one side surface other than the surface at which the ends of the heat sink plate are exposed.

  Recently Added Patents
Fusing apparatus and image forming apparatus provided with the same, and heating apparatus
System for non-destructive image processing
Plants and seeds of hybrid corn variety CH367819
Method and system for providing intelligent call rejection and call rollover in a data network
Managing imaging of computing devices
Method and system for dynamically representing distributed information
FET device having ultra-low on-resistance and low gate charge
  Randomly Featured Patents
Semiconductor testing apparatus
Strength-aerobic exercise method
Sleeve carton end panel and flap folding and sealing assembly
Point-of-presence call management center
Image forming apparatus that includes a first developing device that holds a black developer and a second developing device that holds a gray developer
Lightweight foldable pallet and related lifting apparatus
Method and apparatus for forming laminated coil
Electronic devices
Classifying write commands into groups based on cumulated flush time
Extruded tubing and catheters having helical liquid crystal fibrils