Resources Contact Us Home
Multi-layer semiconductor device

Image Number 11 for United States Patent #5051865.

A multi-layer semiconductor device which includes a stacked wafer body having a plurality of sets of two semiconductor wafers and a heat sink plate interposed therebetween. An end of the heat sink plate of each set of wafers is exposed at at least one of the side surfaces of the stacked wafer body.An intermediate connecting circuit is provided for connecting circuits in each of the sets of two semiconductors wafers, the intermediate connecting circuit is provided on at least one side surface other than the surface at which the ends of the heat sink plate are exposed.

  Recently Added Patents
Polypeptides and immunizing compositions containing gram positive polypeptides and methods of use
Cartridge for separating analyte from mixture, comprising dispensing and receiving chambers and insert
Manufacturing aircraft parts
Steering lock driving circuit and steering lock device
Chromene compound
Measurement of an analyte on the skin using a hue angle
  Randomly Featured Patents
Optical disk system incorporating computer graphics rendering capability to create and display three-dimensional (3-D) objects synchronized with 3-D sound
Method and a device for pivoting an accommodation ladder
Highly visible, point of impact, firearm target-shatterable face sheet embodiment
Fastening device for support structures
Liquid crystal projector
Method and system for transparently encrypting sensitive information
Lubricant pressure responsive control circuit
Method of making three dimensional semiconductor devices in selectively laser regrown polysilicon or amorphous silicon layers
Tree cutter device
System and method for enabling secure access to a program of a headless server device