Resources Contact Us Home
Multi-layer semiconductor device

Image Number 11 for United States Patent #5051865.

A multi-layer semiconductor device which includes a stacked wafer body having a plurality of sets of two semiconductor wafers and a heat sink plate interposed therebetween. An end of the heat sink plate of each set of wafers is exposed at at least one of the side surfaces of the stacked wafer body.An intermediate connecting circuit is provided for connecting circuits in each of the sets of two semiconductors wafers, the intermediate connecting circuit is provided on at least one side surface other than the surface at which the ends of the heat sink plate are exposed.

  Recently Added Patents
Operation controlling apparatus
Methods and apparatus for voltage selection for a MOSFET switch device
Camera body, and camera system
Stevia formulation
Machine shop including computer system that interfaces with different legacy servers
Management of memory array with magnetic random access memory (MRAM)
Pipette device
  Randomly Featured Patents
Wireless terminal having digital radio processing with automatic communication system selection capability
Helical conformal channels for solid freeform fabrication and tooling applications
Graphical interface for manipulation of 3D models
Multimedia communication system
Manufacture of tabular habit silver halide crystals for photographic emulsions
MRAM configuration
Locos processes
Steel sheet for automobiles having excellent impact resistance and method of manufacturing the steel sheet
Automobile light