Resources Contact Us Home
Multi-layer semiconductor device

Image Number 11 for United States Patent #5051865.

A multi-layer semiconductor device which includes a stacked wafer body having a plurality of sets of two semiconductor wafers and a heat sink plate interposed therebetween. An end of the heat sink plate of each set of wafers is exposed at at least one of the side surfaces of the stacked wafer body.An intermediate connecting circuit is provided for connecting circuits in each of the sets of two semiconductors wafers, the intermediate connecting circuit is provided on at least one side surface other than the surface at which the ends of the heat sink plate are exposed.

  Recently Added Patents
Electronic circuit having shared leakage current reduction circuits
Charged particle beam apparatus
Utility knife
Terminal device, system and computer readable medium
Printed circuit board including electromagnetic bandgap structure
Flash drive
  Randomly Featured Patents
Method for measuring the bit error rate in the transmission of digital information
Illumination system for dentistry applications
.alpha.1-6 fucosyltransferase
Data-mining-based knowledge extraction and visualization of analog/mixed-signal/custom digital circuit design flow
Head support
Battery state monitoring circuit and battery device
Method of playing California Paigow
Device for labeling
Unequal error protection for perceptual audio coders
Photoelectric smoke sensor including a photosensing data correction ratio correction circuit