Resources Contact Us Home
Multi-layer semiconductor device

Image Number 11 for United States Patent #5051865.

A multi-layer semiconductor device which includes a stacked wafer body having a plurality of sets of two semiconductor wafers and a heat sink plate interposed therebetween. An end of the heat sink plate of each set of wafers is exposed at at least one of the side surfaces of the stacked wafer body.An intermediate connecting circuit is provided for connecting circuits in each of the sets of two semiconductors wafers, the intermediate connecting circuit is provided on at least one side surface other than the surface at which the ends of the heat sink plate are exposed.

  Recently Added Patents
Semiconductor memory device and manufacturing method thereof
Method for programming non-volatile memory device and apparatuses performing the method
Cathode active material and lithium secondary battery comprising the same
Transitional replacement of operations performed by a central hub
Purine compounds used as CB2 agonists
High frequency vertical spring probe
SRAM cells using shared gate electrode configuration
  Randomly Featured Patents
High density stacked MIM capacitor structure
Canola line 45H72
Jet soldering system and method
Method and apparatus for controlling image output on media of different output devices
Work station safety barrier
Optical cross connect synchronization architecture and method
Pointer instrument
Gas-centrifuge unit and centrifugal process for isotope separation
Sound channel circuit for digital television receivers
Diffractive optical element and also optical arrangement comprising a diffractive optical element