Resources Contact Us Home
Multi-layer semiconductor device

Image Number 11 for United States Patent #5051865.

A multi-layer semiconductor device which includes a stacked wafer body having a plurality of sets of two semiconductor wafers and a heat sink plate interposed therebetween. An end of the heat sink plate of each set of wafers is exposed at at least one of the side surfaces of the stacked wafer body.An intermediate connecting circuit is provided for connecting circuits in each of the sets of two semiconductors wafers, the intermediate connecting circuit is provided on at least one side surface other than the surface at which the ends of the heat sink plate are exposed.

  Recently Added Patents
Storage system, control method therefor, and program
Target trading system and method
Cellulose ester compositions having low birefringence and films made therefrom
Imaging apparatus having selection unit to select focus detection areas
Systems and/or methods for determining item serial number structure and intelligence
Address generation unit for accessing a multi-dimensional data structure in a desired pattern
Food safety printer
  Randomly Featured Patents
Seismic prospecting method providing for the determination of the flank dip of subterranean layers and device for carrying out the same
Solid state imaging device, method of manufacturing the same, and solid state imaging system
Randomness test utilizing auto-correlation
Method of forming heat exchanger tubing and tubing formed thereby
Adjustable load retainer and retention means for use in a transport vehicle
Protective poncho type outer garment
Method and system of providing signals
Methods for converting glycerol to propanol
Apparatus and method for compensating for phase jump of reference signal in digital phase-locked loop/frequency-locked loop
Low power clock buffer having a reduced, clocked, pull-down transistor