Resources Contact Us Home
Multi-layer semiconductor device

Image Number 11 for United States Patent #5051865.

A multi-layer semiconductor device which includes a stacked wafer body having a plurality of sets of two semiconductor wafers and a heat sink plate interposed therebetween. An end of the heat sink plate of each set of wafers is exposed at at least one of the side surfaces of the stacked wafer body.An intermediate connecting circuit is provided for connecting circuits in each of the sets of two semiconductors wafers, the intermediate connecting circuit is provided on at least one side surface other than the surface at which the ends of the heat sink plate are exposed.

  Recently Added Patents
Methods and systems to reduce a number of simulations in a timing analysis
Methods of isolating bipotent hepatic progenitor cells
Inter vehicle communication system
Agent for expelling parasites in humans, animals or birds
Memristive junction with intrinsic rectifier
Cryptographically generated addresses using backward key chain for secure route optimization in mobile internet protocol
Anti-reductive high-frequency ceramic dielectric material sintered at low temperature and matched with copper internal electrode
  Randomly Featured Patents
Dual aperture lens
Electric component transferring apparatus having function of testing negative-pressure suction, and apparatus and method for testing negative-pressure suction
Optimized job scheduling and execution in a distributed computing grid
Compensation of polarization mode dispersion in single mode fiber for maximum-likelihood sequence estimation
Pixel pair grid halftoning for a hyperacuity printer
Device and method for detection of harmful substances
Endpoint node systems computer program products for application traffic based communications network performance testing
High power amplifier arrangements
Electronic system modules and method of fabrication