Resources Contact Us Home
Multi-layer semiconductor device

Image Number 11 for United States Patent #5051865.

A multi-layer semiconductor device which includes a stacked wafer body having a plurality of sets of two semiconductor wafers and a heat sink plate interposed therebetween. An end of the heat sink plate of each set of wafers is exposed at at least one of the side surfaces of the stacked wafer body.An intermediate connecting circuit is provided for connecting circuits in each of the sets of two semiconductors wafers, the intermediate connecting circuit is provided on at least one side surface other than the surface at which the ends of the heat sink plate are exposed.

  Recently Added Patents
Tap and linking module TDO register, gating for TCK and TMS
Headset electronics
Image quality assessment
System and method for removing oxide from a sensor clip assembly
Method for identifying bacteria in a sample
Apparatus and method for efficient transmission of acknowledgements
Bull stationery tab
  Randomly Featured Patents
Distributed processing-type simulator
High tension metal-clad installation subdivided into tight compartments
Electrical connector
FeTa nano-oxide layer as a capping layer for enhancement of giant magnetoresistance in bottom spin valve structures
Power amplifier having negative feedback circuit for transmitter
Direction indicator
Control apparatus for heating appliance
Use of water-soluble/dispersible reactive derivatives of polyimido compounds for modifying proteinaceous substrates
Play gyms and methods of operating the same
Automotive suspension strut with increased stroke