Resources Contact Us Home
Multi-layer semiconductor device

Image Number 11 for United States Patent #5051865.

A multi-layer semiconductor device which includes a stacked wafer body having a plurality of sets of two semiconductor wafers and a heat sink plate interposed therebetween. An end of the heat sink plate of each set of wafers is exposed at at least one of the side surfaces of the stacked wafer body.An intermediate connecting circuit is provided for connecting circuits in each of the sets of two semiconductors wafers, the intermediate connecting circuit is provided on at least one side surface other than the surface at which the ends of the heat sink plate are exposed.

  Recently Added Patents
Host route convergence based on sequence values
Block copolymer nanoparticle compositions
Stand for food service
Sporting goal practice screen
Animation control apparatus, animation control method, and non-transitory computer readable recording medium
Optical article comprising a temporary anti-fogging coating with improved durability
Wireless communication system, wireless communication device, wireless communication method, and program
  Randomly Featured Patents
Invert measuring device
Universal seat assembly for garden tractor
Ornamental face for retaining wall block
Coupled quantum-well electro-optical modulator
Apparatus and method for modeling a graded channel transistor
Soft drink dispenser
System and method for entropy encoding quantized transform coefficients of a signal
Identifying entities using search results
Ballpoint pen nib provided with a stem with communication flutes
Exposure apparatus and device manufacturing method