Resources Contact Us Home
Multi-layer semiconductor device

Image Number 11 for United States Patent #5051865.

A multi-layer semiconductor device which includes a stacked wafer body having a plurality of sets of two semiconductor wafers and a heat sink plate interposed therebetween. An end of the heat sink plate of each set of wafers is exposed at at least one of the side surfaces of the stacked wafer body.An intermediate connecting circuit is provided for connecting circuits in each of the sets of two semiconductors wafers, the intermediate connecting circuit is provided on at least one side surface other than the surface at which the ends of the heat sink plate are exposed.

  Recently Added Patents
Look up table (LUT) structure supporting exclusive OR (XOR) circuitry configured to allow for generation of a result using quaternary adders
Resist composition and method for producing resist pattern
Preferential selection of candidates for delta compression
Configurable memory controller/memory module communication system
Method of producing probabilities of being a template shape
Electronic dispersion compensation within optical communications using reconstruction
Switchable memory diodes based on ferroelectric/conjugated polymer heterostructures and/or their composites
  Randomly Featured Patents
Low power driving method for reducing non-display area of TFT-LCD
Glove holder
Method and apparatus for relocating elements in an evolvable configuration bitstream
Folding tailgate ramp
Vascular prosthesis and method of implanting
Method for purifying amine gas sweetening systems by addition of CO.sub.2
Multi-channel optical transport network training signal
Apparatus, method and system for device management of mobile communication terminal
Prepared medication applicator including a swab and a pharmacological active agent
Solid fuel heater