Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Circuit for improving picture quality by interpolation in a video camera










Image Number 5 for United States Patent #5049998.

A circuit and method for improving picture quality by interpolation in a digital video camera or in an image processing system. A preferred embodiment performs interpolation of a video signal from a CCD image pickup device. The circuit includes a first pitch (pixel) delay circuit 20, a 2-decimation circuit, a second pitch delay circuit 30 and a third pitch delay circuit 40. The circuit further includes a first adder and multiplier 50 connected to the outputs of the second pitch delay circuit and the 2-decimation circuit, a second adder and multiplier 60 connected to an output of the third pitch delay circuit and an output of the 2-decimation circuit and an adder 70 for combining the output of circuits 10, 50 and 60 to a clock signal. The adder 70 also samples the combined signal in response to the clock signal and holds the sampled signal for output of a picture signal of improve quality.








 
 
  Recently Added Patents
System and method for judging success or failure of work of robot
Conductor for transmitting electrical power
Micro-fluidic device
Managing wear leveling and garbage collection operations in a solid-state memory using linked lists
Stepped delay control of integrated switches
Imidazolidine-2,4-dione derivatives, and use thereof as a cancer drug
Leaky wave mode solar receiver
  Randomly Featured Patents
Combined disc recorder, player, speaker box and radio
Nutrient composition
Plastic clamp
Field emission arrays and method of fabricating emitter tips and corresponding resistors thereof with a single mask
Dielectric ceramic compositions
Method for fabricating lead overlay (LOL) on the bottom spin valve GMR read sensor
Dielectric ceramic materials with insulated boundaries between crystal grains, and process for preparation
Old construction security hardware
Power converter with multi-level voltage output and harmonics filter
Process for etching N, P, N+ and P+ type slugs and wafers