Resources Contact Us Home
Circuit for eliminating metastable events associated with a data signal asynchronous to a clock signal

Image Number 3 for United States Patent #5036221.

A circuit for reducing the metastable events produced by a data signal asynchronous to a system clock signal is provided. The circuit includes an edge detector (32) for detecting a transistion of the data signal. The edge detector (32) controls a clock disable/reenable circuit (46) which will disable a system clock directed to a clocked device (36). The period of disablement is the minimum setup time for the clocked device (36). After the minimum setup time has passed, the disable/reenable circuit (42) will reenable the system clock to the clocked device (36). The system clock may be modified by a duration limit circuit (68). Data directed to the clocked device (36) may be delayed via a delay circuit (70).

  Recently Added Patents
Method of fabricating display device
Shoe bag
Method of producing probabilities of being a template shape
Organic semiconductor compound, semiconductor device, solar cell and producing method of organic semiconductor compound
Multistable electromagnetic actuators
Tool box
Methods and systems for aggregating and graphically representing information associated with a telecommunications circuit
  Randomly Featured Patents
Salt suitable for an acid generator and a chemically amplified positive resist composition containing the same
Device for selective transfer of rows of products between pairs of conveyor belts
Process for spinning of core/mantle yarns and yarn products
Dynamic configuration for added devices
Endless track
Emulsions having activating agents of alkoxylates of 6, 6-dimethylbicyclo [3.1.1] hept-2-ene-2-ethanol
N-sulphenylated pyranopyrazole derivative protection agents
Capacitance measurement apparatus
Systems and methods for protecting advanced configuration and power interface code from driver attachment