Resources Contact Us Home
Programable logic array using one control clock signal

Image Number 8 for United States Patent #5010258.

A programmable logic array PLA is operated under control of a single-phase clock in which a fixed current does not flow in one of an AND array and an OR array in the PLA while the other of the AND array and the OR array is precharged. Thus, this PLA can realize low consumption of electric power and a high clock frequency, thereby enabling high-speed operation.

  Recently Added Patents
Method and system for reduction of quantization-induced block-discontinuities and general purpose audio codec
Policy based cryptographic application programming interface in secure memory
Automated top-down multi-abstraction infrastructure performance analytics -network infrastructure-as-a-service perspective
Ejection station
Clock distribution circuit
Cleaning device, and image forming apparatus, process cartridge, and intermediate transfer unit each including the cleaning device
Encoder that detects positional information of a moving body generating interference fringes that move in opposite directions
  Randomly Featured Patents
Multiple tool attachment system
In vivo incorporation of unnatural amino acids
Process for producing laminated ceramic capacitor
Embroidery sewing machine
Encapsulated spring for a mechanical joint
Temperature sensor and method of producing the temperature sensor
Case sealer with wash-down, knockdown, and reversible capabilities
Air-in-line detector
Scalable reduction in registers with SAT-based resubstitution