Resources Contact Us Home
Programable logic array using one control clock signal

Image Number 5 for United States Patent #5010258.

A programmable logic array PLA is operated under control of a single-phase clock in which a fixed current does not flow in one of an AND array and an OR array in the PLA while the other of the AND array and the OR array is precharged. Thus, this PLA can realize low consumption of electric power and a high clock frequency, thereby enabling high-speed operation.

  Recently Added Patents
Base station, relay station, and bandwidth allocation method
Radio communication system, base station device and mobile station device utilizing an intermittent reception
Elastic polypropylene-based film compositions
Signal processing device and method for providing oscillating signal in the signal processing device
Credit flow control scheme in a router with flexible link widths utilizing minimal storage
Dynamic trunk distribution on egress
  Randomly Featured Patents
Method and apparatus for generating and interfacing with a haptic virtual reality environment
Method and apparatus concerning bypass grafts
System and method for determining air interface information for radio resource management in wireless communications
Internet protocol fast reroute for shared risk link group failure recovery
Instrument panel with air bag door
Memory system organized into blocks of different sizes and allocation method therefor
Conductive member, process cartridge having the same, and image forming apparatus having the process cartridge
Method and apparatus for border node behavior on a full-duplex bus
Polyester composition
Hacker-proof one time programmable memory