Resources Contact Us Home
Programable logic array using one control clock signal

Image Number 5 for United States Patent #5010258.

A programmable logic array PLA is operated under control of a single-phase clock in which a fixed current does not flow in one of an AND array and an OR array in the PLA while the other of the AND array and the OR array is precharged. Thus, this PLA can realize low consumption of electric power and a high clock frequency, thereby enabling high-speed operation.

  Recently Added Patents
Data scrambling in memory devices
Laser processing a multi-device panel
Apparatus for restoring setting information of a board management controller from a backup memory before loading an OS when a system board is replaced
Graphical planner
Reduced plating ignitron
Extension of physical downlink control channel coverage
  Randomly Featured Patents
Intergenic regions as novel sites for insertion of HIV DNA sequences in the genome of Modified Vaccinia virus Ankara
Image forming apparatus, image forming system, and method of controlling image forming apparatus
Continuous solid state web coating process and webs produced thereby
Network system
Cladding tubes made of ferritic/martensitic or austenitic steel for nuclear fuel elements/fuels and method for subsequently treating a FeCrA protective layer thereon that is suited for high te
Stable floating gate voltage reference using interconnected current-to-voltage and voltage-to-current converters
Sports net backstop
System and method for small read only data
Cross-point contact-free array with a high-density floating-gate structure
3-propenylcephem derivative