Resources Contact Us Home
Programable logic array using one control clock signal

Image Number 5 for United States Patent #5010258.

A programmable logic array PLA is operated under control of a single-phase clock in which a fixed current does not flow in one of an AND array and an OR array in the PLA while the other of the AND array and the OR array is precharged. Thus, this PLA can realize low consumption of electric power and a high clock frequency, thereby enabling high-speed operation.

  Recently Added Patents
Spectral sensor for checking documents of value
Method and system for a low-power client in a wide area network
Methods and apparatus to identify exposure to 3D media presentations
Semiconductor element-embedded wiring substrate
Method and computed tomography device and data storage medium for performing a dynamic CT examination on a patient
Device for installing conducting components in structures
Method of manufacturing pipe with branch
  Randomly Featured Patents
Mobile telephone having broadcast reception function
Torenia plant named `DANMOON15`
Surface modified aluminum and aluminum-zirconium salts
Stencil and method for depositing solder
Semiconductor device having a doped lattice matching layer and a method of manufacture therefor
Environmentally controlled locomotive computer and display
Electrical connector
CASB buffer circuit of semiconductor memory device
Paper sensing apparatus of image forming machine
Backward congestion notification