Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Method and device for detecting the dysfunction of a gas pressure sensor in a vehicle tire
Automatic actuator for breakers or switches
Method and apparatus for diagnosing faults in a hybrid internet protocol network
Silicon-on-insulator (SOI) structure configured for reduced harmonics and method of forming the structure
Battery pack with interchangeable circuit substrates
Flavonoid dimers and methods of making and using such
Eyeglass component
  Randomly Featured Patents
System and method for printing on mailpieces using a fixed print head
Test device and method of checking circuitry
Oil composition and method of recovering the same
Arrangement and method for starting a machine
Fuel injection valve
Reinforced drive belt structure
Cassette for an automated waste disposal device
Method and apparatus for handling fluorescent light bulbs
Aqueous dispersions of epoxy resins
Electrolysis device for the galvanic reinforcement of tape-shaped plastic foils which are precoated to be conductive