Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Driver circuit for driving semiconductor switches
Vehicle location information-based abnormal driving determination and warning system
Methods and system for providing drug pricing information from multiple pharmacy benefit managers (PBMs)
Method and apparatus to maintain welding current to compensate for deterioration of welding contact tip
Methods and systems for automatically identifying a logical circuit failure in a data network
Configurable logic cells
Aluminum galvanic cell
  Randomly Featured Patents
Christmas ornament
Electrolumiscent display structure for motor vehicle window
Liquid crystal display
Method for the direct, exponential amplification and sequencing of DNA molecules and its application
Splice protection sleeve for a plurality of optical fibers and method of installation
Composition for arresting the flow of blood and method
Creating character for animation
Bucket attachment for tractor blade
Screw hook socket
Aqueous dispersions of hydrophobic polymer particles using surface active polymers