Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Magnetic resonance elastograph system with hydraulic driver
Stand mixer cover
DDR PSRAM and data writing and reading methods thereof
Indazole inhibitors of the Wnt signal pathway and therapeutic uses thereof
Off line resonant converter with merged line rectification and power factor correction
Graphical user interface for expandable menus
Apparatus, and associated method, for estimating a time zone at which a device is positioned
  Randomly Featured Patents
Method for connecting roaming stations in a source routed bridged local area network
Thermal dissipation structure
Amplifier circuit and communication device
Process for coating moisture-curable low molecular weight polymers and composites thereof
Reinforced sailcloth
Method for manufacturing iron silicide nano-wires
Premetered pump injector having constant injection pressure, and derivative system
Liquid crystalline oxetane compound, polymerizable liquid crystalline composition, method for producing liquid crystal film, optical film, and liquid crystal display
Behind the ear hearing aid system
P-channel silicon carbide MOSFET