Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Adaptive frame scanning scheme for pulsed X-ray imaging
Methods of prognosing a rheumatoid arthritis remission phenotype
Systems and methods for identifying malicious domains using internet-wide DNS lookup patterns
Digital watermark embedding apparatus, digital watermark embedding method, and digital watermark detection apparatus
Compositions and methods for inhibition of MMP13:MMP-substrate interactions
Handheld electronic communication device having sliding display
Power control arrangement for long term evolution time division duplex method and apparatus
  Randomly Featured Patents
Developing device and process cartridge including the same for use in electro photographic image-forming apparatus
Pond skimmer
Controller of driver for vehicle
Multi-output mode charger
Method for performing rate control in a video encoder which provides a bit budget for each frame while employing virtual buffers and virtual buffer verifiers
Guide conduit
Device for storing gas under pressure
Adaptive system for optimizing disk drive power consumption
System and method for measuring electric current in a pipeline
Automatic switching device for cassette tape recorder