Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Method of measuring a displacement amount for an automobile suspension assembly
Polarized film apparatus with bands of alternating orientation
Piperazinedione compounds
Squib control circuit
Wild card auto completion
Electrophoretic element and display device
Hybrid interconnect scheme including aluminum metal line in low-k dielectric
  Randomly Featured Patents
Loading arrangement for floating production storage and offloading vessel
Method and apparatus for multi-distant weighted scoring system
Method of fabricating backside illuminated image sensor
Method for the determination and elimination of visible defects in non woven textile webs
Method of cutting cloth materials
Colloidal microcrystalline cellulose and barrier dispersant composition and method for manufacture
Handle portion of a toothbrush
Water dispersible formulations and materials and methods for influencing their water dispersibility
Seal assembly for switch actuator
Apparatus for detecting a completed electrical circuit, reverse polarity, ground and ground fault interrupter