Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Method for providing interactive site map
Charge domain filter and method thereof
White light emitting lamp and white LED lighting apparatus including the same
Nuclear reactor building and construction method thereof
Advanced CAPTCHA using images in sequence
Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
Sealed, waterproof digital electronic camera system and method of fabricating same
  Randomly Featured Patents
Photosensor system and image reading method
User interface, system and method for performing a web-based transaction
Contacts for CMOS imagers and method of formation
Hook for repair of elastomeric drive belt
Flares for waste gas disposal
Hydraulic holding cylinder for wing lift mechanism
Dumbbell lifting apparatus
EMI filter topology for power inverters
Communication device
Device to remove excess water from plant containers