Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Answer bracelet
Computer system and configuration management method therefor
Measuring casing attenuation coefficient for electro-magnetics measurements
System and method for associating data relating to features of a data entity
Method for operating a hybrid drive unit and device for controlling a hybrid drive unit
Case assembly for portable device
Network relay apparatus
  Randomly Featured Patents
Interfacing I/O devices with a mobile server
Vehicle door with an interior trim and method of constructing same
Stacked semiconductor transistors
Method and apparatus for measuring sheet resistance and thickness of thin films and substrates
Turbine vane shroud sealing system
Processes for producing poly(alkylene ether) glycol
Discharge lamp with improved discharge vessel
Filtering arrangement for internal combustion engines
Live line method and tool for identifying electrical conductors