Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Apparatus for restoring setting information of a board management controller from a backup memory before loading an OS when a system board is replaced
Multibranched polymer and method for producing the same
Method of bonding metallic members, and metallic bonded body
DFPase enzymes from Aplysia californica
Apparatus and method for adapted deblocking filtering strength
Vehicle having power supply apparatus
High power insulated gate bipolar transistors
  Randomly Featured Patents
Engine cooling system for a vehicle
Electronic learning system
Flint gas lighter with ignition resistant mechanism
Lighting network control system and control method
Method and apparatus for optimizing the viewing distance of a lenticular stereogram
Fluid control valve and plate with filter
Layer 2 network rule-based non-intrusive testing verification methodology
Drowsiness detection system and method
Signal-to-noise ratio when using fewer bits than the number of output bits of an analog to digital converter
Method and apparatus for securing a conduit box to a motor and motor incorporating same