Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Non-zero rounding and prediction mode selection techniques in video encoding
Conversion of 5-(chloromethyl)-2-furaldehyde into 5-methyl-2-furoic acid and derivatives thereof
Systems and methods for processing supplemental information associated with media programming
Tire tread
Elegant solutions for fingerprint image enhancement
Position-measuring device
Portion of a display panel with an unhappy facial expression icon
  Randomly Featured Patents
Circuit board structure
Antenna arrangement for a portable transceiver
Triangulation-based 3-D imaging and processing method and system
Utility vehicle compromising a driver's cab with an elastic suspension
Dual purpose promotional means
Coatings comprising carbon nanotubes and methods for forming same
Controlling assembly for adjusting lip gap
Object and feature authorization for digital communication terminals
Compression cap assembly for spreader pipe
Image generating apparatus with ink sheet cartridge ejection suppression