Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Method and apparatus for power management control of an embedded memory having sleep and shutdown features
Peered proctoring
Point-in-time copies in a cascade using maps and fdisks
Power management method for reducing power of host when turning off main monitor and computer system applying the same
Herbicide composition having improved effectiveness, method of preparation and use
Liquid crystal display
Mixture, especially spinning solution
  Randomly Featured Patents
Multi-position open-end spinning machine
Papillomavirus polyprotein constructs
Power tool plug safety cover
Oil removal from water suspensions using ionic domain polymers
Bone plate with a transfixation screw hole
Motorcycle stand
Method of encapsulating a coated substrate
Digital camera
Track chain joint with rotatable pin
Device to retain roller coaster passengers in standing position