Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Multi-user remote health monitoring system with biometrics support
Systems and methods for building axes, co-axes and paleo-geographic coordinates related to a stratified geological volume
Method and apparatus to adjust received signal
Starch networks as absorbent or superabsorbent materials and their preparation by extrusion
Microbial fuel cell and method of use
Magnifying glass
Antibodies to non-functional P2X.sub.7 receptor
  Randomly Featured Patents
Method and apparatus for automated control of a secured area
Method and apparatus for modulation of multi-dimensional data in holographic storage
Signal transmission circuit and switch driving device using the same
Ribbon cassette and ribbon advance
UV-curable pre-crosslinked epoxy functional silicones
Apparatus for manufacturing rigid computer memory disc substrates
Temperature sensor
Telephone having a speech ban limiting function
Electrochemical cells having current-carrying structures underlying electrochemical reaction layers
Homogeneous hydrogenation of saccharides using ruthenium triphenyl phosphine complex