Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Plant disease control composition and its use
Pre-colored methodology of multiple patterning
System and method for passing PLC signals from a first electrical line to a second electrical line
Method of transmitting data using spatial multiplexing
Bessel beam plane illumination microscope
Liquid crystal display device with a control mechanism for eliminating images
Vectorization of program code
  Randomly Featured Patents
System and method for standardized and automated appeals process
Method for fabricating a field emission device
Method and apparatus for detecting cancer, influenza, or HIV based on .alpha.-N-acetyl-galactosaminidase detection
Marchand-type distributed balun
Image forming apparatus capable of switching image adjustment process according to an environment condition
Antisense viruses and antisense-ribozyme viruses
Method and apparatus for inducing DC voltage on wafer-facing electrode
Cover for a paintbrush
Cover installation tool
Components joining method and components joining structure