Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Determining system for localization methods combination
Server-side connection resource pooling
Electronic flash device
High damage threshold frequency conversion system
Boring machine
Handheld electronic device with text disambiguation employing advanced editing feature
Double patterning method using tilt-angle deposition
  Randomly Featured Patents
Processes and apparatuses for removing organochemical components
System and method for reducing worker's compensation insurance reportable incidents
Decorative flying insect trap
Apparatus with high-frequency driving signal generating unit for driving backlight unit
High-speed optical recording and erasing method and apparatus using two beams
Thermal solution for a mezzanine card
Method and equipment for controlling a pipe network
Driving device for extending and withdrawing operative members of a space vehicle
Vertical hard mask