Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Method for increasing expression of active tumor necrosis factor receptor family member-Ig fusion proteins
Portable stand for computer
Area efficient through-hole connections
System and method for solving connection violations
Method and apparatus for optimizing transmission diversity
Rotation angle detecting device
Bio-pesticide and method for pest control
  Randomly Featured Patents
Porphenins--antibiotic peptides
Personal content server apparatus and methods
Conferencing PSTN gateway methods and apparatus to facilitate heterogeneous wireless network handovers for mobile communication devices
Ink jet printhead having two dimensional shuttle architecture
Automatic wireless service activation in a private local wireless system
Thermal bend actuated inkjet with pre-heat mode
Melatonin 1a receptor gene regulatory regions an uses thereof
1-azabicyclo[3.2.0]hept-2-ene-2-carboxylic acid derivatives
Eyeglass frame display device
Front combination lamp for an automobile