Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Transducer displacement protection
Collaborative data redundancy for configuration tracking systems
Node and wireless sensor network comprising the node
Error detection and recovery tool for logical volume management in a data storage system
Image pickup device with a plurality of pixels and an AD conversion circuit
Light modulators and optical apparatuses including the same
Liquid-filled protein-phosphatidic acid capsule dispersions
  Randomly Featured Patents
Semiconductor integrated circuit and operation method thereof
Reaction arm
Flexible entry boot
Wafer treatment chamber having thermal reflector
Motorcycle tire
Dental mouthpiece and method of making same
Semiconductor memory device
Ultrasonic doppler blood flowmeter
Platelet collection system
Observation platform