Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Fast carrier allocation in multi-carrier systems
Onium salt-containing polymer
System for encrypting and decrypting a plaintext message with authentication
Resist underlayer film forming composition for lithography, containing aromatic fused ring-containing resin
Processor and data transfer method
Buffer pool extension for database server
Motion blur reduction for LCD video/graphics processors
  Randomly Featured Patents
Pipeline computer with a scoreboard control circuit to prevent interference between registers
High-efficiency linear amplifier using non linear circuits
Scraper assembly
Load-torque lock
Impact modified syndiotactic polystyrene blend
HVDC transmission system with multiple converter stations
Induction heating system
Electromagnetic type fluid flow control valve
Process and apparatus for synchronizing the block counter in an RDS radio data receiver
Semiconductor physical quantity sensor and method for manufacturing the same