Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Ultrathin fluid-absorbent cores
Method and system for filtering noises in an image scanned by charged particles
Method and apparatus for managing network traffic
Maize variety hybrid X13A495
Battery loading and unloading mechanism
Method and apparatus for optimizing transmission diversity
Methods and systems for automatically identifying a logical circuit failure in a data network
  Randomly Featured Patents
Digital CCD arrangement
LED lighting device
Diffusion bonded metallic catalyst carrier and production thereof
Method and computer system for safely hot-plugging adapter cards
Bipolar plate header formed features
Equalizer system and filtering method
Bag holder
Electronic mail system, electronic mail transmission/reception method, and recording medium electronic mail transmission/reception program is recorded
Albada finder
Apparatus and method for generating compressive measurements of video using spatial and temporal integration