Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Computer systems and methods for the query and visualization of multidimensional databases
Portion of a display panel with an ambiguous facial expression icon
Servomotor control circuit
Output device, source apparatus, television set, system, output method, program, and recording medium
Method for processing power headroom and terminal thereof
Methods and apparatus for processing audio signals
Notebook computer
  Randomly Featured Patents
Method for forming fine concavo-convex patterns, method for producing optical diffraction structure, and method for copying optical diffraction structure
OCB liquid crystal display with active matrix and supplemental capacitors and driving method for the same
Image recording apparatus
Sperm associated protein kinase polypeptides, corresponding nucleic acids, and methods of use
Frequency Reference Compensation
Image activity data compression and decompression method and apparatus
Synchronized communication system
Systems and methods for remote vehicle rental with remote vehicle access
Semiconductor laser and method for production thereof
Apparatus for and method of detecting deterioration of catalyst in internal combustion engine