Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Controller interface providing improved data reliability
Gearbox housing
Female urine funnel
System and method for distributed security
High-density fiber optic modules and module housings and related equipment
Evolutionary clustering algorithm
  Randomly Featured Patents
Data communication system, data communication device and memory medium, for storing data communication program
Security system having randomized synchronization code after power up
Cell voltage abnormality detector and cell voltage monitoring device for a multi-cell series battery
Lanthanide-doped NaYF.sub.4 nanocrystals, method of preparing and uses thereof
Computerized medical diagnostic system utilizing list-based processing
Polarimetric Raman system and method for analysing a sample
Protein sequencing by mass spectrometry
Image forming apparatus having induced charge density suppressing device for preventing electrostatic hysteresis phenomenon
Fuel injection control system for an automotive engine
Monoclonal antibodies against human colon carcinoma-associated antigens and uses therefor