Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Methods for integrating the production of cellulose nanofibrils with the production of cellulose nanocrystals
System for implementing dynamic pseudorandom keyboard remapping
Compression molding method and reinforced thermoplastic parts molded thereby
Cis-alkoxy-substituted spirocyclic 1-H-pyrrolidine-2,4-dione derivatives
Analyte assaying by means of immunochromatography with lateral migration
  Randomly Featured Patents
Percussion Instrument stick
Email server system and method
Hops named `Furano No. 18`
Preparation of high chloride photographic emulsions with starch peptizer
Radio control circuit with microprocessor
Device for locking, in any one of the notches of a rack, an adjusting finger and armchair employing said device
Mobile apparatus for mixing and loading concrete
Rose plant seedling
Apparatus for vaporizing fuel for engine in conjunction with carburetor
Method for mapping a Boolean logic network to a limited set of application-domain specific logic cells