Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Charging member, electrophotographic apparatus, and process cartridge
Methods of enhancing diabetes resolution
Method and apparatus for soft information transfer between constituent processor circuits in a soft-value processing apparatus
Process to increase selectivity to ethylene in oxygenates-to-olefins conversions
Media used in digital high speed inkjet web press printing
Customizing a range of acceptable tape dimensional stability write conditions
Post-processing device and image forming system
  Randomly Featured Patents
Hydrogen peroxide catalyzed process for the preparation of sterically hindered N-hydrocarbyloxyamines
Tool for manipulating a medical guidewire
Fabrication of conductive gates for nonvolatile memories from layers with protruding portions
Apparatus and method for sensing leakage current of battery
Novel chromogenic thrombin substrates
Position compensation mechanism for a movie camera
Weaving rotor
Shoe sole
Apparatus and method for program level parallelism in a VLIW processor
Method of producing ceramic ware