Resources Contact Us Home
Method for making an electrically erasable programmable read only memory cell having a three dimensional floating gate

Image Number 5 for United States Patent #4975383.

An electrically programmable read only memory device formed in a face of a semiconductor substrate which includes a floating gate transistor having a floating gate and a control gate formed at least partially in a trench in the substrate.

  Recently Added Patents
Determination and presentation of package pricing offers in response to customer interest in a product
Di and tri- substituted oxathiazine derivatives, method for the production, method for the production thereof, use thereof as medicine and drug containing said derivatives and use thereof
Lead frame array package with flip chip die attach
Therapeutic rinse in a self-heating package
Dry-cooling unit with gravity-assisted coolant flow
System and method for associating financial transaction data with user's project data
High safety vehicular transportation system and operational method thereof
  Randomly Featured Patents
Method and device for controlling the regeneration of a particulate filter
Method for estimating optimum position of a wafer for forming image patterns thereon
Apparatus and method for queuing flow management between input, intermediate and output queues
Control of supplemental respiratory oxygen
Furniture corner
Front face of a vehicle wheel cover
Ruled line extracting apparatus for extracting ruled line from normal document image and method thereof
Digital non-addition mixing apparatus for video signals
Stabilized oxalic acid sour
African violet plant named Memphis