Resources Contact Us Home
Bit map image processing apparatus having hardware window function

Image Number 14 for United States Patent #4933877.

A bit map image processing apparatus includes a window detector for detecting a window position on a screen and a frame memory for storing image data. The frame memory has p 2-port memories each having an l bits.times.m (column).times.n (row) memory area. Each row of the two-dimensional memory area of the frame memory is divided and managed in units of l.multidot.p bits. The apparatus further has a first multiplexer for selecting as a read memory address one of a background memory address and a window memory address in accordance with a detection result of the window detector, a second multiplexer for selecting as a memory address one of read address output from the first multiplexer and a write address input thereto in accordance with the detection result of the window detector, an address converter for converting the memory address output from the second multiplexer into individual memory addresses for each 2-port memory, and a shift register section for converting into serial data the image data output in units of l bits from the p 2-port memories in accordance with the individual memory addresses.

  Recently Added Patents
Device for data routing in networks
System and method for a driver circuit with a referenced control signal
Optical sensor and electronic apparatus
Process to increase selectivity to ethylene in oxygenates-to-olefins conversions
Automated dynamic differential data processing
Code reading apparatus, sales registering apparatus, and sales registering method
Bioactive agent-loaded heart-targeting nanoparticles
  Randomly Featured Patents
VIR hue control system
Slider for zip fastener with two tabs and a single fork for releasing the slider
Systems and methods for replacing open windows in a graphical user interface
Optical fiber and process of producing same
Adaptive indoor antenna system
Intelligent light source
Retainer for resiliently loading a bearing
P-channel dynamic flash memory cells with ultrathin tunnel oxides
Lead-frame method and assembly for interconnecting circuits within a circuit module
Fractal process scheduler for testing applications in a distributed processing system