Resources Contact Us Home
Semiconductor memory device

Image Number 2 for United States Patent #4829477.

A semiconductor memory device is provided with a clamp circuit for clamping a driving level of a write circuit so that the information on a bit line can be transmitted quickly to a data bus at the time of a read-out operation by using transistors having a low threshold value (or a large mutual conductance) for the transistors constituting a column transfer gate, and so that a write-in operation can be carried out at a high speed by using transistors having a large mutual conductance for driving transistors of the write circuit and setting a required level by clamping the driving level of the write circuit.

  Recently Added Patents
Systems and methods for switching supply load current estimation
Systems and methods for documenting medical findings of a physical examination
Measurement protocol for a medical technology apparatus
Out-of-order load/store queue structure
Reovirus for the treatment of cellular proliferative disorders
Liquid crystal display device
Remedy for overactive bladder comprising acetic acid anilide derivative as the active ingredient
  Randomly Featured Patents
Online analyte detection by surface enhanced Raman scattering (SERS)
Apparatus and method for producing soap cake
Connector of a card reader
Oxidative pretreatment for improved adhesion
Image forming apparatus and method using a developing device relating to ink viscosity and/or temperature
Utility valve access and performance evalutation method
National customer recognition system and method
Microcell module lifting and positioning system
Actuator mechanism for drum in hat brake
Modular container building system