Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 7 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Adjustable box extender
Hair motion compositor system for use in a hair/fur pipeline
Image forming apparatus having exhaust fan
Portable hand-held multi-function device for storing, managing and combining rewards
Efficiently emulating computer architecture condition code settings without executing branch instructions
Integrating multimedia capabilities with circuit-switched calls
Combining seismic data from sensors to attenuate noise
  Randomly Featured Patents
Non-inverting transflective assembly
Solar light apparatus and system
Method and apparatus for removing a substrate from a polishing pad in a chemical mechanical polishing system
Allosamidin compounds
Automatic adjuster for a shoe drum brake
Connection set-up and path assignment in wavelength division multiplexed ring networks
Method for zero byte time slot interchange
Door lock
Shaft plugging system
Color cathode ray tube system with reduced spot growth