Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 7 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Agglutination judgment method
Electric motor
Method for decoding a spatially multiplexed data signal using a maximum likelihood detection
Modular system having expandable form factor
Methods and systems for automated backups and recovery on multi-os platforms using controller-based snapshots
Pointing device, display apparatus and pointing system, and location data generation method and display method using the same
Liquid dispensing apparatus
  Randomly Featured Patents
Method and system for secured wireless data transmission to and from a remote device
Method of modifying a surface
Nut runner mounting structure
Sequential color television camera having image intensifier portion
Programming parallel 12C slave devices from a single 12C data stream
Apparatus and method for coating with an atomizable material
Image coding method and image decoding method
Swivel link
Writing instrument
Photopolymerization process and related devices