Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 7 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
TRPM8 antagonists and their use in treatments
File management apparatus and file management apparatus controlling method
Systems and methods for implementing multi-application tabs and tab sets
Touch-sensitive device and communication device
Sampling filter device
Transaction finance processing system and approach
Separate matching models based on type of phone associated with a caller
  Randomly Featured Patents
Attachment of compounds to polymeric particles using dication ethers and a kit containing same
2-Decarboxy-2-hydroxymethyl-3,7-inter-m-phenylene-13,14-didehydro-PGA, PGD, and PGE compounds
Method and apparatus for processing natural language using auto-intersection
Rate adaptation and parameter optimization for multi-band single carrier transmission
Keyboard adaptive haptic response
Impact modification of a heat resistant thermoplastic polyimide
Image forming system and image forming method
Exercise device for controlling a video game
Connector apparatus
Electronic device with a page turning function during a sleep mode of the electronic device