Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 7 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Washing machine
Charge domain filter and method thereof
Processing data using information embedded in a data request
Display stand for a mobile tablet computer
Wire catalyst for hydrogenation/dehydrogenation reaction and manufacturing method therefor
Method and CTDevice for computer tomographic spiral scanning of a patient
  Randomly Featured Patents
Control channels in multicarrier OFDM transmission
Embossing foil
Information processing apparatus, information processing method, recording medium, control
Process and a aparatus for production of multilayer trim elements for vehicles
Motor drive device and drive method
Water resistant window frame
Heat deflection/high strength panel compositions
Press product line
Dental spray handpiece