Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 7 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Battery grid
DFPase enzymes from Aplysia californica
Display screen or portion thereof with graphical user interface
Spreading technique applied to broadband mobile communications by satelite relying on DVB-RCS
Video conference
Machine tool with an electrical generator for passive power generation
Integrated projector system
  Randomly Featured Patents
Mold for injection molding and molding method using the same
Electrode for plasma arc torch
Systems and methods for operating Z-source inverter inductors in a continuous current mode
Three-dimensional virtual assembling method, computer program and system, wiring harness designing method, computer program and system
Audible glide speed indicator apparatus
Supporting tool and method of installing same
Insulation assemblies for metal production cells
Isopropyl alcohol and diispropyl ether production from crude by-product acetone in one step
Flash eeprom system with defect handling
Powerful strutting action umbrella framework