Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 7 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Ice data collection system
Devices including composite thermal capacitors
Multi-carrier operation for wireless systems
Simultaneous enhancement of transmission loss and absorption coefficient using activated cavities
Apparatus, electronic component and method for generating reference voltage
Method for fabricating a nitrided silicon-oxide gate dielectric
  Randomly Featured Patents
Internal disk milling cutter with improved cutter insert
Induced draft gas fired fryer
Activated metal anodes and a process for making them
Method and apparatus for removing waste products from solutions of fission products
Portable computer hard drive structures
Method and apparatus for adjusting timeslot fragments of multiple links
Fuel cell disassembly method
Isoxazoline compounds having MIF antagonist activity
Image recording apparatus
Ballpoint pen