Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 7 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Wafer level package structure and the fabrication method thereof
Flow-based adaptive private network with multiple WAN-paths
Means to share translation lookaside buffer (TLB) entries between different contexts
Orbital carrier comprising at least two components in the form of segments of a circle able to be connected together; device for butt-welding pipes to form a pipeline comprising such an orbita
Memory device, manufacturing method and operating method of the same
Collapsible bag for automotive cup holder
Apparatus and method for the detection and treatment of atrial fibrillation
  Randomly Featured Patents
Solids surface-modified with amino groups
Method of compressing a plurality of video images for efficiently storing, displaying and searching the plurality of video images
Merge and split discrete sine block transform method
Structures fabricated from aluminium components and processes involved in making these structures
Single crystal TFT from continuous transition metal delivery method
Adaptive Sem edge recognition algorithm
System and method of enabling a function within a module configured to be used within an information handling system
Driver power transmitting apparatus of twin shaft extruders
Coupling for controlling the angular offset between two road transport units connected to one another by a self-supporting intermediate unit
Reduced phosphotransferase system activity in bacteria