Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 7 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Malicious attack detection and analysis
Systems and methods for controlling phasing of advancing substrates in absorbent article converting lines
Image output method and device, and image display
Organic electroluminescence device
Method of manufacturing crystalline silicon solar cells with improved surface passivation
Fast and compact circuit for bus inversion
Position pointer, variable capacitor and inputting apparatus
  Randomly Featured Patents
Apparatus for dispensing viscous material
Apparatus and method for measuring and of controlling the gap between polymer sheet cooling rolls
Hydrogen plasma photoresist strip and polymeric residue cleanup process for oxygen-sensitive materials
Method and system for data transmission
Assembly for controlling fluid passing through a manifold
Power distribution center
Needle safety mechanism
Rat myeloma cell lines
Method for providing two modes of I/O pad termination
Hybrid image compressor