Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 7 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Semiconductor memory system having ECC circuit and controlling method thereof
Upstream channel bonding in a cable communications system
Out-of-order load/store queue structure
Tag-based apparatus and methods for neural networks
Autonomous primary-mirror synchronized reset
Tailoring the band gap of solar cells made of liquid silane by adding germanium
  Randomly Featured Patents
Campanula plant named `Viking`
Dish drainer
Reinforced polymeric sheet material
Batteryless magneto-driven portable radiac
Hot melt dispenser
Methods for producing Tl.sub.2 Ca.sub.2 Ba.sub.2 Cu.sub.3 oxide superconductors
Apparatus for control of collective and cyclic pitch of the blades of a rotor
Database graphical user interface with calendar view
Process for the oxidation of hydrogen sulfide to sulfur trioxide