Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 7 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Semiconductor power amplifier
Low cost mesh network capability
Sparse network almanac
Method and system for dynamically representing distributed information
Potentiometric-sensor chip, potentiometric assay, and assay kit
Solid-state imaging apparatus, method of manufacturing solid-state imaging apparatus, and electronic apparatus
Image forming apparatus and information processing apparatus
  Randomly Featured Patents
Connector, connector system and method of making a connector
Current pinned dual spin valve with synthetic pinned layers
Door for security safes and gun cabinets
Playground seating unit
Recovery of heavy hydrocarbons from oil sludge
Alumina-based protective coatings for thermal barrier coatings
Gain calibration circuitry for an analog to digital converter
Biosignal intensity distribution measuring apparatus and biosignal intensity distribution measuring method
Fuzzy logic membership function generating apparatus
JNK inhibitors for the treatment of endometriosis