Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 7 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Churn prediction and management system
AIN buffer N-polar GaN HEMT profile
Normalized contextual performance metric for the assessment of fatigue-related incidents
Systems and methods for generating customized user interfaces
Information processing apparatus and power supply controlling method
Method and system for modularized configurable connector system for ethernet applications
Flash memory apparatus and method for generating read voltage thereof
  Randomly Featured Patents
System for data transmission through the channels of a frequency division multiplex system
Automatic guided vehicle roll-handling system
Supplemental fuel injector trigger circuit
Solid-layered bleach compositions and methods of use
Gripping device for free laying of flooring elements
AC locomotive operation without DC current sensor
Externally adjustable directional luminaire
Sample imaging device
Method for forming a wafer level chip scale package, and package formed thereby
Platen roller