Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 7 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Base station device and wireless communication method
Systems and methods for assigning a template to an existing network configuration
Digital broadcast receiver and method for processing caption thereof
Protecting a gaming machine from rogue code
Uni-directional transient voltage suppressor (TVS)
Semiconductor process
Selecting a converter operating mode of a PA envelope power supply
  Randomly Featured Patents
Phase matching circuit
Helicopter air conditioner compressor driving and mounting apparatus
Dead front terminal block assembly
Barrier cream comprising hexamethylenetetramine or derivative thereof
Aircraft ground transporter
Image display apparatus, image display system, and image display method
Senecio plant named `Sunsenebapiba`
Optical disk unit using a single demodulator circuit for demodulating two disk players
Cylinder pressure monitoring system
Method and device for secure phone banking