Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 7 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Headset electronics
Reticle for a riflescope or other projectile-weapon aiming device
Assembly for providing an aligned stack of two or more modules and a lithography system or a microscopy system comprising such an assembly
Milk frother
Tomlinson Harashima precoding with additional receiver processing in a multi-user multiple-input multiple-output wireless transmission system
System for providing access to playable media
Film, polarizing plate and display device, and method of manufacturing film
  Randomly Featured Patents
Biomarkers for predicting response of esophageal cancer patient to chemoradiotherapy
Catalyst, its production and its use for the gas-phase polymerization of conjugated dienes
Electrical connector and contact strip therefor
Personal safety device
Gauging assembly
Nucleic acid molecules encoding GPR84
Prediction and cancellation of cage frequency in a disc drive
Mounting assembly for data storage devices
Bumper for a truck vehicle
Methods of operating ion optics for mass spectrometry