Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 7 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Printed wiring board with reinforced insulation layer and manufacturing method thereof
Method for controlled layer transfer
Phone messaging using audio streams
Dual source mass spectrometry system
Method and system for shared high speed cache in SAS switches
System and method for text input with a multi-touch screen
Pharmaceutical composition for treating CAPRIN-1 expressing cancer
  Randomly Featured Patents
Enzymatic production of glycolic acid
Optoelectronic transceiver module
Artificial intervertebral disc having a bored semispherical bearing with a compression locking post and retaining caps
Control method of sliding a vehicle door by a powered sliding device
Heterojunction bipolar transistor having a base region of germanium
Surgical stapler
Method of working up an overhead product of an extractive distillation of a hydrocarbon mixture and apparatus for same
Cyclic nucleotide phosphodiesterases
Using location information from a request to control ad serving