Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 2 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Snapshots in de-duplication
Method and apparatus for over-the-air activation of neighborhood cordless-type services
Liquid crystal shutter glasses
White polyester film and surface light source therewith
Predicting popularity of electronic publications
Soybean cultivar CL1013665
Verification of computer-executable code generated from a model
  Randomly Featured Patents
Cement composition for use with a formate-based drilling fluid comprising an alkaline buffering agent
Display apparatus having a main and sub FPC and a receiving container which receives the main and sub FPC
Biomimetic approach to low-cost fabrication of complex nanostructures of metal oxides by natural oxidation at low-temperature
Signal tracing control system for PMC
Coil configurations for improved uniformity in inductively coupled plasma systems
Method for combining authentication and secret keys management mechanism in a sensor network
Infrastructure by contract
Antenna dome
Peristaltic infusion pump with locking mechanism