Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 2 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Catalytic pyrolysis using UZM-44 aluminosilicate zeolite
Method and apparatus for controlling the use of data stored on a media sample
Method, system, and computer program product for scoring theoretical peptides
Electrophotographic photoreceptor, image-forming apparatus, and electrophotographic cartridge
Glycosyltransferase promoter
Method and apparatus for efficiently inserting fills in an integrated circuit layout
Molten alloy solidification analyzing method and solidification analyzing program for performing the same
  Randomly Featured Patents
Method for rinsing a polished memory hard disk
Z.sup.2FET field-effect transistor with a vertical subthreshold slope and with no impact ionization
Inkjet pen adapter
Method and apparatus for the load balancing of non-identical servers in a network environment
Begonia plant named `77KK Blush Pink`
Horsesticks game target assembly
Actuator apparatus
Fluid pump apparatus
Portable FLIR beacon
Semiconductor integrated circuit and method of operating the same