Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 2 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Disc shaped high density recording medium
Parallel active optical cable
System of providing an internet web site that assists medical professionals draft a letter of medical necessity or other documentation for transmission to a third party payer on behalf of a pa
Preserving and handling native data in hybrid object trees
Methods of preventing and treating viral infections by inhibiting the deISGylation activity of OTU domain-containing viral proteins
Triple-trim reference voltage generator
Wireless control kit for camera
  Randomly Featured Patents
Process for the transmission of data by a multi-user, point to multi-point digital data transmission system
Cooling/heating panel with holding device
Intelligent fabric system on a chip
Printing system, print service apparatus, service providing apparatus, control method and computer-readable medium
Method of treating diseased valve
Chair and method of making same
Switch with compressed packet storage
Transmission brake disengagement apparatus and method of operation
Mount device
System for securing an I-beam to a support pier