Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 2 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Method and system for automatic 3-D image creation
Fused thiazole derivatives as kinase inhibitors
Image-monitoring method for electroporation treatment and as associated image-monitoring appliance
Method for eliciting an immune response to human telomerase reverse transcriptase
Depth estimation apparatus and method
Dual gate electronic memory cell and device with dual gate electronic memory cells
Method and system of extending battery life of a wireless microphone unit
  Randomly Featured Patents
Colorant having isocyanate substituent
OCR image preprocessing method for image enhancement of scanned documents
Whole blood sample needleless sample site
Oil passage structure of engine
Adaptive ramp compensation for current mode-DC-DC converters
Implantable defibrillator or similar article
Hydrocarbon thermal cracking using hardfaced fittings
Non-volatile memory device
Shoe inlay
Notch and inlet forming dental accessory