Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 2 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Dispenser with flexible cover
System and method for scoring illness complexity to predict healthcare cost
Method for detecting optical defects in transparencies
Automobile top antenna devices and antenna amplifiers thereof
ATM that allows a user to select a desired transaction by touch dragging a displayed icon that represents the desired transaction
Methods and apparatus for simulation speedup
Structure and method for mobility enhanced MOSFETS with unalloyed silicide
  Randomly Featured Patents
Household refrigerator air flow control and method
Modified adenoviral fiber and target adenoviruses
Neon sign
Cable drive assembly for a window
Boil condition detection device for a range
Phenmatic power nutrunner
Uni-directional seal for use on a shaft
FET with stable threshold voltage and method of manufacturing the same
Notch and flat sensor for wafer alignment
Motor and recording disc drive apparatus