Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 2 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
High dynamic range pixel structure
Address generation unit for accessing a multi-dimensional data structure in a desired pattern
Mirror drift compensation in an optical circuit switch
Electronic system with vertical intermetallic compound
Method for producing cathode active material for a lithium secondary battery
Method and device for accessing the documentation of an aircraft according to alarms generated therein
Touchscreen with extended conductive pattern
  Randomly Featured Patents
Shelving system
Slim neck exercise collar
Hair care compositions containing polymeric N-vinyl formamide and methods of treating hair
1-Azaxanthone-3-carboxylic acids
Driving mechanism and wheel assembly for toy car
Anti-neoplastic, anti-viral or anti-retroviral spermine derivatives
Single-lens reflex camera with built-in flash
Combustion engine breathing systems, components thereof and methods of operating and controlling the same
Chair arms
Cryogenic process system with extended bonnet filter