Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 2 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Digital photographing apparatus, method of controlling the same, and recording medium for the method
Semiconductor device
Automatic baroreflex modulation responsive to adverse event
PLL circuit
System and method for passing PLC signals from a first electrical line to a second electrical line
Method for manufacturing and reoxidizing a TiN/Ta.sub.2O.sub.5/TiN capacitor
Printing system, information processing apparatus, print job processing method, information processing method, program, and storage medium
  Randomly Featured Patents
Method and apparatus for preparing microparticles using in-line solvent extraction
Educational apparatus
Method and system for executing electronic commerce transactions
Bale collector with swivelling rear roller bed part
Crystal form O of clarithromycin
Adjustable row spacing forage head
Methods of treatment using procyanidin antioxidants
Scan method and scanner utilizing the same
Electrical connector with anti-mismating arrangement