Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 2 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Methods, systems, and media for swapping faces in images
Processor and data transfer method
Method and system for remapping processing elements in a pipeline of a graphics processing unit
Lighting fixture
Adjustable box extender
Electrical terminal
Printing control method and printer for printing on a label
  Randomly Featured Patents
Thin film transistor array panel and method of manufacturing the same
OCT-3 polypeptides
Method for secure diagnostic screening, servicing, treatment, and compliance monitoring for sleep apnea in truck drivers
Brake compensator for a motor vehicle
Filter device and electronic musical instrument using the filter device
Method of preparation of 2-phosphate esters of ascorbic acid
Regenerative decoding of binary data using minimum redundancy codes
Heating method, heating apparatus, and production method of image display apparatus
Method and apparatus for prioritized transmission of data over a network
Device for use with a ski binding