Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 2 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Method and apparatus for decoding/encoding a video signal with inter-view reference picture list construction
SRAM cells using shared gate electrode configuration
Stable liquid VEGF antagonist formulations
Push button
Equipment to facilitate money transfers into bank accounts
Memory device and method for dynamic random access memory having serial interface and integral instruction buffer
Vehicle window opening and closing control device
  Randomly Featured Patents
Polyethylene resin blend
Container and closure assembly
Laser speckle strain and deformation sensor using linear array image cross-correlation method for specifically arranged triple-beam triple-camera configuration
Perpendicular magnetic recording medium
Semiconductor device
Leg and foot support assembly for medical examination table
Multiple monochromatic print cartridge printing system
Corner structure and blank for a tray