Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 2 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Mobile terminal
Grounding fitting
Stacked type semiconductor memory device and chip selection circuit
Image generation based on a plurality of overlapped swathes
Decision management system and method
Tie down strap hook
Method for production of a thermoelectric apparatus
  Randomly Featured Patents
Catalyst warming-up control device
Nuclear reactor with passive safety system
Housing for surveillance camera
Load-transfer mechanism
Non-compressive auxiliary air conditioning system
Decompression oil-frying method for food products
Set of dark slides for use with a zone exposure system
Transdermal contraceptive formulations methods and devices
Magnetic recording and reproducing apparatus and control method thereof, magnetic recording medium, and stamper for manufacturing of magnetic recording medium
FeLV therapeutic agent, method of its preparation, and method of treating FeLV infection therewith