Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 2 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Apparatus and method for extracting cascading style sheet rules
Graphical planner
Generator with a segmented stator
Method and system for leveraging the power of one's social-network in an online marketplace
Electronic document reading devices
Method and apparatus of communication using soft decision
Erasing a non-volatile memory (NVM) system having error correction code (ECC)
  Randomly Featured Patents
Integrated active noise control with self-cleaning filter apparatus
Method of dicing a semiconductor wafer and heat sink into individual semiconductor integrated circuits
Car headlight
Dedicated centralized signaling mechanism for selectively signaling devices in a multiprocessor system
Dowel centering kit
Radiation image conversion panel and process for producing the same
Security feature for paper products
Apparatus for displaying an image
Method of fabricating a gate stack integration of complementary MOS device
Subscriber management system for a communication network