Resources Contact Us Home
Semiconductor memory device having test pattern generating circuit

Image Number 2 for United States Patent #4821238.

A semiconductor memory device comprises an internal circuit including a memory circuit; a test pattern generating circuit; an element for receiving external signals supplied from the outside; and an input switching circuit connected between the test pattern generating circuit and the receiving element, for switching the input supplied to the internal circuit between output signals generating from the test pattern generating circuit and the external signals, the output signals generated from the test pattern generated circuit being input to the internal circuit through the input switching circuit in a test mode, the external signals being input to the internal circuit through the input switching circuit in a usual mode; the test pattern generating circuit, the input switching circuit, and the internal circuit being provided on the same chip.

  Recently Added Patents
Multiple-junction photoelectric device and its production process
Provider edge bridge with remote customer service interface
Apparatus and method for transmitting ACK/NACK in TDD system
Image forming device including supporting member for supporting photosensitive drums
Perfume bottle
System and apparatus for controlled activation of acute use medical devices
Satellite aided location tracking with user interface
  Randomly Featured Patents
Subsoil penetrating apparatus
14-Desoxy-14 thiocyanato-acetoxy-mutilin
Vacuum chuck with venturi jet for converting positive pressure to a vacuum
Carboxamides useful as antiemetic or antipsychotic agents
Active energy ray-curing resin composition
Tread of a tire
Sport target apparatus
Dispersion compensation in optical fiber transmission lines
Blends of a polyphenylene ether resin and alkenyl aromatic resins modified with EPDM rubber
Packet-switched communications network for efficiently switching non-burst signals