Resources Contact Us Home
Semiconductor memory device and array

Image Number 8 for United States Patent #4813017.

A memory array fabricated on a silicon substrate consists of memory cells each having two lateral p-n-p load-injector transistors and two vertical n-p-n flip-flop transistors with the p-n-p's being formed in a portion of the substrate which is electrically isolated from portions of the substrate in which the n-p-n's are formed. The layout of this cell, which is about as compact as a standard IIL memory cell, resulsts in the bases of the p-n-p's being electrically isolated from the emitters of the n-p-n's. This allows the p-n-p's to be operated in a linear region during critical operating times and thus limits stability problems associated with IIl memory cells while providing faster access times and a better tradeoff between read out currents and power dissipation.

  Recently Added Patents
Pressure-sensitive adhesive composition having an improved release behavior
Personalized health communication system
Method for fabrication of a semiconductor device and structure
Systems and methods for computer-aided fold detection
User control of replacement television advertisements inserted by a smart television
Method of manufacturing acrylic film, and acrylic film
Semiconductor devices and methods for changing operating characteristics and semiconductor systems including the same
  Randomly Featured Patents
In-situ measurement method and apparatus in adverse environment
Stand-off shield for uncovered refrigerated units
Method and apparatus for fiberscope
Led lamp
Digital versatile disk device
TV monitor
Methods and apparatus for navigation of airspace, weather, terrain, and traffic
Barbecue grill shaped like bottle caps
Multiple push-button switch module
Guide collet adaptor for radial jaw chuck lathes