Resources Contact Us Home
Semiconductor memory device and array

Image Number 8 for United States Patent #4813017.

A memory array fabricated on a silicon substrate consists of memory cells each having two lateral p-n-p load-injector transistors and two vertical n-p-n flip-flop transistors with the p-n-p's being formed in a portion of the substrate which is electrically isolated from portions of the substrate in which the n-p-n's are formed. The layout of this cell, which is about as compact as a standard IIL memory cell, resulsts in the bases of the p-n-p's being electrically isolated from the emitters of the n-p-n's. This allows the p-n-p's to be operated in a linear region during critical operating times and thus limits stability problems associated with IIl memory cells while providing faster access times and a better tradeoff between read out currents and power dissipation.

  Recently Added Patents
Round carrying case
Method and apparatus for accessing coconut water
Lateral flow test kit and method for detecting an analyte
Pet bed
Non-volatile memory array and device using erase markers
Gateway channel utilization
Hermetically sealed atomic sensor package manufactured with expendable support structure
  Randomly Featured Patents
Exhaust conduit coating
Predistortion and post-distortion correction of both a receiver and transmitter during calibration
Modified disulfide polymer composition and method for making same from mercaptan terminated disulfide polymer and diethyl formal mercaptan terminated polysulfide
Set of headphones
Methods and compositions for transformation of cereals using cultured shoot meristematic tissue
Process to produce a charcoal broiled flavor
Flexible closing device for a wing leading edge
Universally adjustable mounting device
Dolly for towing vehicles
Variable temperature electric cautery assembly