Resources Contact Us Home
Semiconductor memory device and array

Image Number 4 for United States Patent #4813017.

A memory array fabricated on a silicon substrate consists of memory cells each having two lateral p-n-p load-injector transistors and two vertical n-p-n flip-flop transistors with the p-n-p's being formed in a portion of the substrate which is electrically isolated from portions of the substrate in which the n-p-n's are formed. The layout of this cell, which is about as compact as a standard IIL memory cell, resulsts in the bases of the p-n-p's being electrically isolated from the emitters of the n-p-n's. This allows the p-n-p's to be operated in a linear region during critical operating times and thus limits stability problems associated with IIl memory cells while providing faster access times and a better tradeoff between read out currents and power dissipation.

  Recently Added Patents
Base station apparatus and communication control method
Attribute information providing system
Software management system for network data processing systems
Extract of Vanilla planifolia
Clock phase recovery apparatus
Methods and apparatus for processing audio signals
Method and device for operating a vehicle having a hybrid drive
  Randomly Featured Patents
Induction system for internal combustion engine having multiple inlet valves
Fluted absorbent composite
Mobile cashier terminal
Anionic phthalic acid ester compounds and stain resistant compounds
Implantable devices with reduced needle puncture site leakage
Multi-functional hand tool
Magnetic puzzle
Automatic opening umbrella mechanisms
Method for verifying and representing hardware by decomposition and partitioning
Systems and methods for automated institutional processing of payments