Resources Contact Us Home
Semiconductor memory device and array

Image Number 4 for United States Patent #4813017.

A memory array fabricated on a silicon substrate consists of memory cells each having two lateral p-n-p load-injector transistors and two vertical n-p-n flip-flop transistors with the p-n-p's being formed in a portion of the substrate which is electrically isolated from portions of the substrate in which the n-p-n's are formed. The layout of this cell, which is about as compact as a standard IIL memory cell, resulsts in the bases of the p-n-p's being electrically isolated from the emitters of the n-p-n's. This allows the p-n-p's to be operated in a linear region during critical operating times and thus limits stability problems associated with IIl memory cells while providing faster access times and a better tradeoff between read out currents and power dissipation.

  Recently Added Patents
Switching device and electronic apparatus using the same
Digital X-ray detector arrangement and digital X-ray imaging method
Bias voltage generating circuit and switching power supply thereof
Method and apparatus for detecting and tracking vehicles
Auto-provisioning of network services over an Ethernet access link
Method and system for blocking hazardous information
  Randomly Featured Patents
Process for gluing the tail of a convolutely wound web material thereto
Variable strength stent
Indicator lamp comprising an optical device for recovering and distributing the light flux towards an annular reflector
Method for manufacturing semiconductor device
Electrode structure and battery device manufacturing method
Method of forming a coated plastic package
Dietary supplements
Multi-purpose appendable marking method
Optical device
Polyarylene sulfide resin composition