Resources Contact Us Home
Bit slice multiplication circuit

Image Number 6 for United States Patent #4811269.

A bit slice multiplication circuit operating to slice a multiplier, produce products for the sliced multipliers and a multiplicand and sum the products to obtain the multiplication result. The circuit includes a slicing unit for slicing the multiplicand, multiplying units corresponding in number to the number of sliced multiplicands, and adding units provided in correspondence to the multiplying units and implementing summation for multiplication results from corresponding multiplying units while shifting the sliced portions of the multiplicand at each multiplying operation for sliced multipliers and multiplicands by the multiplying units, the multiplication result being obtained by summing all summation results produced by the adding units.

  Recently Added Patents
Method and system for filtering home-network content
Wideband antenna
Methods of preventing and treating viral infections by inhibiting the deISGylation activity of OTU domain-containing viral proteins
Dynamic allocation of access channels based on access channel occupancy in a cellular wireless communication system
Methods, systems, and products for providing ring backs
Adaptive non-positive inductor current detector (ANPICD)
Zero-copy network and file offload for web and application servers
  Randomly Featured Patents
Method for making ethyl ketone cyanohydrin
Technique for printing a color image
Catheter with common guide wire and indicator lumen
Spinal brace having overlapping rigid members
Fast wide angle zoom lens
Golf bag cover
Contact strip for providing common electrical connection of several electrically operated fuel injection valves
Operating table support clamp
Cable modem location analyzing device
Air powered rotary scrubbing brush