Resources Contact Us Home
Bit slice multiplication circuit

Image Number 5 for United States Patent #4811269.

A bit slice multiplication circuit operating to slice a multiplier, produce products for the sliced multipliers and a multiplicand and sum the products to obtain the multiplication result. The circuit includes a slicing unit for slicing the multiplicand, multiplying units corresponding in number to the number of sliced multiplicands, and adding units provided in correspondence to the multiplying units and implementing summation for multiplication results from corresponding multiplying units while shifting the sliced portions of the multiplicand at each multiplying operation for sliced multipliers and multiplicands by the multiplying units, the multiplication result being obtained by summing all summation results produced by the adding units.

  Recently Added Patents
Shape memory polymers formed by self-crosslinking of copolymers
Agglutination judgment method
System and method for dynamic quality-of-service-based billing in a peer-to-peer network
Method of treating lung cancer
Device, system, and method for logging near field communications tag interactions
Image forming apparatus and control method therefor
Method and apparatus for transmitting and receiving extension information of component carrier in wireless communication system
  Randomly Featured Patents
Method of scheduling uplink resources in cellular communication system
Closed electron drift plasma thruster adapted to high thermal loads
Method and apparatus for the application of volatile substances conveyed in carrier gas
Vectors and methods for long-term immune evasion to prolong transplant viability
Radio communication apparatus with expanded dynamic range
System for controlling locomotion of legged mobile robot and correcting inclinometer's output thereof
Card reading apparatus having a passive electrical speed controller
Cylinder lock
Business semantic network build
Cast membrane structures for sample preparation