Resources Contact Us Home
Bit slice multiplication circuit

Image Number 5 for United States Patent #4811269.

A bit slice multiplication circuit operating to slice a multiplier, produce products for the sliced multipliers and a multiplicand and sum the products to obtain the multiplication result. The circuit includes a slicing unit for slicing the multiplicand, multiplying units corresponding in number to the number of sliced multiplicands, and adding units provided in correspondence to the multiplying units and implementing summation for multiplication results from corresponding multiplying units while shifting the sliced portions of the multiplicand at each multiplying operation for sliced multipliers and multiplicands by the multiplying units, the multiplication result being obtained by summing all summation results produced by the adding units.

  Recently Added Patents
Phase lock loop with injection pulse control
Mobile terminal and method for displaying information
SIC semiconductor device and method for manufacturing the same
Measuring device and measuring method that use pulsed electromagnetic wave
Placental tissue grafts
Fail-safe upgrading of portable electronic device software
Profile and template based dynamic portable user workflow
  Randomly Featured Patents
Unit for supplying combustion air to the cylinders of an endothermic engine
Electric insulator made from silicone rubber for high-voltage applications
Error reduction in semiconductor processes
Network, network terminal device, IP address management method using the same, and program therefor
Auxiliary electric heating system for internal combustion engine powered vehicles
Method and apparatus for stretch wrapping a load using a film web reversing technique
Quick release knot attachment system
HA-1 antigen
Case for draftsman
Exposure method