Resources Contact Us Home
Bit slice multiplication circuit

Image Number 4 for United States Patent #4811269.

A bit slice multiplication circuit operating to slice a multiplier, produce products for the sliced multipliers and a multiplicand and sum the products to obtain the multiplication result. The circuit includes a slicing unit for slicing the multiplicand, multiplying units corresponding in number to the number of sliced multiplicands, and adding units provided in correspondence to the multiplying units and implementing summation for multiplication results from corresponding multiplying units while shifting the sliced portions of the multiplicand at each multiplying operation for sliced multipliers and multiplicands by the multiplying units, the multiplication result being obtained by summing all summation results produced by the adding units.

  Recently Added Patents
Policy based cryptographic application programming interface in secure memory
Securing information by hiding identity on a computing device
Pull through coronary sinus pacing lead
Organic compounds
Cellulose acylate laminate film, method for producing cellulose acylate laminate film, polarizer and liquid crystal display device
Array substrate including thin film transistor and method of fabricating the same
Composite filtration membranes and methods of preparation thereof
  Randomly Featured Patents
Display tower with a swivel base
Fabric comprised of fusible and infusible fibers, the former comprising a polymer which is capable of forming an anisotropic melt phase
Method for the diagnosis and treatment of human granulomatous inflammatory disease
Polymer scaffold having microporous polymer struts defining interconnected macropores
Method and system for etching a high-k dielectric material
Method of shaping a friction facing for friction plate assemblies
Method for recovering fluoroalcohol
Thermally responsive record material
Directivity control antenna apparatus for shaping the radiation pattern of antenna of base station in mobile communication system in accordance with estimated directions or positions of mobile
Scheduling in a high-performance computing (HPC) system