Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Bit slice multiplication circuit










Image Number 13 for United States Patent #4811269.

A bit slice multiplication circuit operating to slice a multiplier, produce products for the sliced multipliers and a multiplicand and sum the products to obtain the multiplication result. The circuit includes a slicing unit for slicing the multiplicand, multiplying units corresponding in number to the number of sliced multiplicands, and adding units provided in correspondence to the multiplying units and implementing summation for multiplication results from corresponding multiplying units while shifting the sliced portions of the multiplicand at each multiplying operation for sliced multipliers and multiplicands by the multiplying units, the multiplication result being obtained by summing all summation results produced by the adding units.








 
 
  Recently Added Patents
Microbial fuel cell and method of use
Preservation of liquid foods
Volume compensation within a photovoltaic device
Sample chamber for laser ablation inductively coupled plasma mass spectroscopy
Method and system for reciprocal mixing cancellation of wideband modulated blockers
Methods of preventing and treating viral infections by inhibiting the deISGylation activity of OTU domain-containing viral proteins
Digital rights management for media streams
  Randomly Featured Patents
Devolatilizing and/or processing systems and methods
Reduction of collision induced timing jitter by periodic dispersion management in soliton WDM transmission
Knee joint brace
Method for position determination, method for overlay optimization, and lithographic projection apparatus
Method for processing fishes
Connector with retainer to prevent excessive deformation of two elastically deformable locking portions
Key pad and front panel assembly for an electronic instrument
Stop device for zoom lens
Process for producing corrugated plate and device for producing corrugated plate
Storage controller and storage control method for accessing storage devices in sub-block units