Resources Contact Us Home
Bit slice multiplication circuit

Image Number 12 for United States Patent #4811269.

A bit slice multiplication circuit operating to slice a multiplier, produce products for the sliced multipliers and a multiplicand and sum the products to obtain the multiplication result. The circuit includes a slicing unit for slicing the multiplicand, multiplying units corresponding in number to the number of sliced multiplicands, and adding units provided in correspondence to the multiplying units and implementing summation for multiplication results from corresponding multiplying units while shifting the sliced portions of the multiplicand at each multiplying operation for sliced multipliers and multiplicands by the multiplying units, the multiplication result being obtained by summing all summation results produced by the adding units.

  Recently Added Patents
Functional component compensation reconfiguration system and method
Active gate drive circuit
Methods and systems for representing missed approach information in perspective view on a cockpit display
Transport of multiple asynchronous data streams using higher order modulation
Semiconductor device and method of manufacturing the same
High power insulated gate bipolar transistors
LED light
  Randomly Featured Patents
Optimizing characteristics of RF pulses used in NMR measurements
Equalizing discharge lamp currents in circuits
Pipeline scheduler with fairness and minimum bandwidth guarantee
LED doped with periflanthene for efficient red emission
Global positioning system
Light box
Assymetric superconducting magnets for magnetic resonance imaging
Hydrogen probe with limited active area
Candlestick type lamp
Countertop oven