Resources Contact Us Home
Bit slice multiplication circuit

Image Number 12 for United States Patent #4811269.

A bit slice multiplication circuit operating to slice a multiplier, produce products for the sliced multipliers and a multiplicand and sum the products to obtain the multiplication result. The circuit includes a slicing unit for slicing the multiplicand, multiplying units corresponding in number to the number of sliced multiplicands, and adding units provided in correspondence to the multiplying units and implementing summation for multiplication results from corresponding multiplying units while shifting the sliced portions of the multiplicand at each multiplying operation for sliced multipliers and multiplicands by the multiplying units, the multiplication result being obtained by summing all summation results produced by the adding units.

  Recently Added Patents
Synergistic preparations based on mixtures of glycerol ether with aromatic alcohol for controlling mycobacteria
Etching method, etching apparatus, and computer-readable recording medium
Method of treating a preceramic material
Generating package profiles in software package repositories using selective subsets of packages
Analysis of methylation using nucleic acid arrays
Single mode optical fiber with improved bend performance
  Randomly Featured Patents
Method for promoting enzyme diversity
Verbena plant named `Balazcherd`
Multipurpose whipped dessert and method of manufacturing
Method for allocating sub-channel in a mobile communication system using orthogonal frequency division multiple access scheme
Device for introducing an anchor element into a bone
Device and method for generating user notifications associated with tasks that are pending completion
Method for catalytic growth of nanotubes or nanofibers comprising a NiSi alloy diffusion barrier
Welding tool
Genus tower light controller
Colored toner and developer compositions