Resources Contact Us Home
Bit slice multiplication circuit

Image Number 12 for United States Patent #4811269.

A bit slice multiplication circuit operating to slice a multiplier, produce products for the sliced multipliers and a multiplicand and sum the products to obtain the multiplication result. The circuit includes a slicing unit for slicing the multiplicand, multiplying units corresponding in number to the number of sliced multiplicands, and adding units provided in correspondence to the multiplying units and implementing summation for multiplication results from corresponding multiplying units while shifting the sliced portions of the multiplicand at each multiplying operation for sliced multipliers and multiplicands by the multiplying units, the multiplication result being obtained by summing all summation results produced by the adding units.

  Recently Added Patents
Transaction finance processing system and approach
Customizing a range of acceptable tape dimensional stability write conditions
Semiconductor device having a bonding pad and shield structure of different thickness
System and method for self service marketing research
Contamination barrier
Method for production of a thermoelectric apparatus
  Randomly Featured Patents
Mower suspension system and method
Swivel lantern with tripod
Image display device and adjustment for alignment
Functionalized polymers using protected thiols
Reliable message communication system
Method and device for condensed image recording and reproduction
Indoor unit of an air conditioner
Positive displacement flowmeter
Counting device
Device for setting the output voltage in a three-phase alternator