Resources Contact Us Home
Bit slice multiplication circuit

Image Number 11 for United States Patent #4811269.

A bit slice multiplication circuit operating to slice a multiplier, produce products for the sliced multipliers and a multiplicand and sum the products to obtain the multiplication result. The circuit includes a slicing unit for slicing the multiplicand, multiplying units corresponding in number to the number of sliced multiplicands, and adding units provided in correspondence to the multiplying units and implementing summation for multiplication results from corresponding multiplying units while shifting the sliced portions of the multiplicand at each multiplying operation for sliced multipliers and multiplicands by the multiplying units, the multiplication result being obtained by summing all summation results produced by the adding units.

  Recently Added Patents
Power generating apparatus of renewable energy type and method of attaching and detaching blade
Gathering user feedback in web applications
Buffering stop structure and corresponding packing case
Clusterin antisense therapy for treatment of cancer
Method for resource allocation in a wireless communication network, method for error-free transmission of information, node and wireless communication network
Antenna arrangement and antenna housing
Operation controlling apparatus
  Randomly Featured Patents
Pressurized liquid supply assembly
Method of removing moisture from hydraulic systems
Double-sampled, time-interleaved analog to digital converter
Wind energy plant with pitch controller
Position indicating system
Device for driving one or several pile carriers for the selection of one or several pile yarns
Consumable downhole tools
Dielectric ceramic composition and multilayer mircowave device employing the same
Managed desktop system