Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multi-level-stacking/nesting tray










Image Number 5 for United States Patent #4759451.

A multi-level stacking/nesting tray is disclosed in which the trays are configured to permit multi-level stacking through an interlocking stacking leg/slot configuration. A plurality of slots are formed at an angle from the vertical and are disposed in groups in two end locations of two opposing end walls of the tray. The slots in a selected group have progressively lower terminating points to thus permit varying levels of stacking/nesting. The slots are also configured so that the terminating point of each of the slots with a group lies along the same vertical line. Stacking legs are disposed on the exterior surface of the end walls of the tray at the location of the slots and are appropriately angled so as to permit insertion of the legs of a first tray into the corresponding slots of a second tray positioned below the first tray. By proper selection of a particular slot having the desired terminating point, various levels of stacking may be obtained.








 
 
  Recently Added Patents
Targeted gene deletions for polysaccharide slime formers
Method and apparatus for blind signal extraction
Electronic device
Collating device, collating method, and program
Automatic fixup of network configuration on system image move
Mask and method for forming the mask
Digital camera supporting intelligent self-timer mode and method of controlling the same
  Randomly Featured Patents
Shallow trench isolation type semiconductor device and method of forming the same
Method for controlling warp of electronic assemblies by use of package stiffener
Hydrophilic polymers and contact lenses therefrom
Tank with containment chamber and separator
Connection element
Thermally enhanced ball grid array package
Method for forming container closure
Finger sensor using optical dispersion sensing and associated methods
Arch shape diamond
Method for examination of silicon wafer surface defects