Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Integrated Hall element and amplifier with controlled offset voltage










Image Number 4 for United States Patent #4709214.

An integrated circuit includes an epitaxial layer. In a near central region thereof is formed a symmetrical array of four equal sized Hall cells that are connected in parallel to form one Hall element. A moat surrounds the Hall element consisting of two concentric isolation walls separated by a band of opposite conductivity epitaxial material. The output of the Hall element is connected to the input of an adjacent differential amplifier that has two extraordinarily large amplifying transistors with emitter areas each equal to about a half of a Hall area, for achieving much better control over the relative dimensions of these emitters and thus over the amplifier offset voltage from chip to chip. The emitter resistors are likewise made very wide and both pairs of components are physically arranged to have balanced thermal coupling to the Hall element for further enhancing control of offset voltage.








 
 
  Recently Added Patents
Content display monitor
Circuitry testing module and circuitry testing device
System and method for logical separation of a server by using client virtualization
Stacked magnetoresistance device responsive to a magnetic field generally perpendicular to a side face running along a channel of the device
Power-saving receiver
High frequency vertical spring probe
Alterable account number
  Randomly Featured Patents
System of forming a protective covering for a wire harness
System using specific geographic area multi-level caches for caching application data
Disposable face shield
Triaryl methane compounds and their use in the treatment of diarrhea and scours
Stencil for children
Block controller
Compounds useful as resin additives
Mobile machine stand
Nucleic acid mediated electron transfer
Control system with loadfeel and backdrive