Resources Contact Us Home
Integrated Hall element and amplifier with controlled offset voltage

Image Number 4 for United States Patent #4709214.

An integrated circuit includes an epitaxial layer. In a near central region thereof is formed a symmetrical array of four equal sized Hall cells that are connected in parallel to form one Hall element. A moat surrounds the Hall element consisting of two concentric isolation walls separated by a band of opposite conductivity epitaxial material. The output of the Hall element is connected to the input of an adjacent differential amplifier that has two extraordinarily large amplifying transistors with emitter areas each equal to about a half of a Hall area, for achieving much better control over the relative dimensions of these emitters and thus over the amplifier offset voltage from chip to chip. The emitter resistors are likewise made very wide and both pairs of components are physically arranged to have balanced thermal coupling to the Hall element for further enhancing control of offset voltage.

  Recently Added Patents
Multi-dimensional credibility scoring
Novelty snacks and method of manufacture of same
Piperazinedione compounds
Watch chain
Electronic device
High performance strained source-drain structure and method of fabricating the same
  Randomly Featured Patents
Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures
Implementing a microprocessor boot configuration prom within an FPGA
Identifying use of software applications
Bipolar transistor integrated circuit and method of manufacturing the same
Aqueous electronic circuit assembly cleaner and method
Particulate polymer and preparation process thereof
Apparatus and method for in Situ installation of underground containment barriers under contaminated lands
Ballast adaptor for improving operation of fluorescent lamps
Process for manufacturing clad aluminum-lithium alloys
Method of manufacturing a silicon monocrystal