Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Integrated Hall element and amplifier with controlled offset voltage










Image Number 4 for United States Patent #4709214.

An integrated circuit includes an epitaxial layer. In a near central region thereof is formed a symmetrical array of four equal sized Hall cells that are connected in parallel to form one Hall element. A moat surrounds the Hall element consisting of two concentric isolation walls separated by a band of opposite conductivity epitaxial material. The output of the Hall element is connected to the input of an adjacent differential amplifier that has two extraordinarily large amplifying transistors with emitter areas each equal to about a half of a Hall area, for achieving much better control over the relative dimensions of these emitters and thus over the amplifier offset voltage from chip to chip. The emitter resistors are likewise made very wide and both pairs of components are physically arranged to have balanced thermal coupling to the Hall element for further enhancing control of offset voltage.








 
 
  Recently Added Patents
Semiconductor apparatus
Security access protection for user data stored in a cloud computing facility
Perception-based artifact quantification for volume rendering
System and method for providing location and access network information support in a network environment
Flat panel crystal display employing simultaneous charging of main and subsidiary pixel electrodes
LCD television set capable of external connection with application processor
Organizer
  Randomly Featured Patents
Loading tray mechanism for a tank cannon
Apparatus and method for consumer-oriented distribution of information processing capability
Cladding cathodes of electrolytic cell with diaphragm or membrane
Brushless DC motor control utilizing a ROM
Apparatus for flotation
Underframe of a motor vehicle seat
Substituted thienyl(amino)sulfonylureas
Tape carrier for LCD driver package with anchor holes on either side of and spaced 0.2 mm to 10 mm from the chip mounting site
Method for fast, robust, multi-dimensional pattern recognition
Electronic ballast for a high intensity discharge lamp