Resources Contact Us Home
Integrated Hall element and amplifier with controlled offset voltage

Image Number 4 for United States Patent #4709214.

An integrated circuit includes an epitaxial layer. In a near central region thereof is formed a symmetrical array of four equal sized Hall cells that are connected in parallel to form one Hall element. A moat surrounds the Hall element consisting of two concentric isolation walls separated by a band of opposite conductivity epitaxial material. The output of the Hall element is connected to the input of an adjacent differential amplifier that has two extraordinarily large amplifying transistors with emitter areas each equal to about a half of a Hall area, for achieving much better control over the relative dimensions of these emitters and thus over the amplifier offset voltage from chip to chip. The emitter resistors are likewise made very wide and both pairs of components are physically arranged to have balanced thermal coupling to the Hall element for further enhancing control of offset voltage.

  Recently Added Patents
Image reconstruction iterative method
Image forming apparatus and method of translating virtual memory address into physical memory address
Electrical converter with variable capacitor
Method and apparatus for controlled reoxygenation
Range extension techniques for a wireless local area network
Nacelle cover
Self-service channel marketplace
  Randomly Featured Patents
Thermoplastic elastomer compounds
Automated method implemented on a distributed data processing system for partitioning a data string into two substrings
Plum tree
Drive system for a flail mower
Method of processing data strings
Disposable diaper having adhesive tab fasteners with built-in release system
Coated polycarbonate moulded parts
Electrical circuit arrangement for controlling an electromotor in a motor vehicle
Sludge sampler
Printing exposure reference