Resources Contact Us Home
Integrated Hall element and amplifier with controlled offset voltage

Image Number 4 for United States Patent #4709214.

An integrated circuit includes an epitaxial layer. In a near central region thereof is formed a symmetrical array of four equal sized Hall cells that are connected in parallel to form one Hall element. A moat surrounds the Hall element consisting of two concentric isolation walls separated by a band of opposite conductivity epitaxial material. The output of the Hall element is connected to the input of an adjacent differential amplifier that has two extraordinarily large amplifying transistors with emitter areas each equal to about a half of a Hall area, for achieving much better control over the relative dimensions of these emitters and thus over the amplifier offset voltage from chip to chip. The emitter resistors are likewise made very wide and both pairs of components are physically arranged to have balanced thermal coupling to the Hall element for further enhancing control of offset voltage.

  Recently Added Patents
Method for etched cavity devices
TV wall mount
Method for fabricating a nitrided silicon-oxide gate dielectric
Methods and apparatus for preserving privacy in an RFID system
Antenna for an automobile
Multi-radio coexistence
Method for driving electrophoretic display device, electrophoretic display device, and electronic device
  Randomly Featured Patents
Safety ski binding
Film-coated cathodes for halate cells
Spherical lens mounting apparatus and method
Rose plant `Dacshana`
Continuous format high throughput screening
Self-locking ball-and-socket mechanism
Biodegradable osmotic pump implant for drug delivery
Automatic doorbell driver
Way-selecting translation lookaside buffer
Power supply control of an image forming apparatus