Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inverting logic buffer BICMOS switching circuit using an enabling switch for three-state operation with reduced dissipation










Image Number 2 for United States Patent #4678943.

A switching circuit comprises a pre-stage circuit coupled to receive an input signal and an output stage, wherein an output signal having a phase opposite to that of a signal of an input terminal IN can be obtained from an output terminal OUT of the output stage. The pre-stage circuit includes a p-channel MOSFET M1 and an n-channel MOSFET M2 that receive input signals at their gates. The output stage includes two NPN transistors Q1 and Q2 that are connected in series. The drain output of the p-channel MOSFET M1 is applied to the base of one of the transistors of the output stage, and the source output of the n-channel MOSFET M2 is applied to the base of the other of the transistors of the output stage. A third MOSFET M3 is coupled between a power supply and the p-channel MOSFET M1 and the n-channel MOSFET M2. When the MOSFET M3 is rendered non-conductive by a control signal EN, both MOSFETs M1 and M2 and both NPN transistors Q1 and Q2 become non-conductive irrespective of the signal of the input terminal IN. Under this condition, the output terminal OUT is in a floating state. Thus, the switching circuit is a tri-state circuit.








 
 
  Recently Added Patents
Online data conversion technique using a sliding window
Supplier capability methods, systems, and apparatuses for extended commerce
Virtual links in a routed ethernet mesh network
Method and apparatus for receiving signals in a MIMO system with multiple channel encoders
Methods and compositions for wound healing
Catalysts for hydrodeoxygenation of polyols
Device for increasing chip testing efficiency and method thereof
  Randomly Featured Patents
Performance step motor
Antitheft lock for a vehicle
System for assembling dental floss dispenser components
Rerouting VLIW instructions to accommodate execution units deactivated upon detection by dispatch units of dedicated instruction alerting multiple successive removed NOPs
Adapter for wire dispensing carton
Arrangement for processing information on goods in process in an automatic electroplating plant
System and method for providing location information to applications
Apparatus and method of network synchronization in asymmetric two-way satellite communication system
Retrofit valve assembly kit for frost-resistant hydrant
Semiconductor memory device including boost circuit