Resources Contact Us Home
Process for fabricating a semiconductor device

Image Number 3 for United States Patent #4654113.

A method of forming an insulating layer having a planar surf on a lower wiring layer having given patterns steps at the shoulders of the patterns. On a lower wiring layer, a lower insulating layer is formed and a heat resistive material is coated over the lower insulative layer to form a substantially a planar top surface and to fill cavities appearing in the surface of the lower insulating layer with the material. Then, etching is carried out to preserve the profile of the surface of the coating layer and to remove the coating layer at portions where through-holes are to be formed. Any cavities in the surface of the lower insulating layer remain filled with the material after etching. An upper insulating layer is deposited on the exposed lower insulating layer and the remaining part of the coating layer. Through-holes and an upper wiring layer of given patterns are formed so that the upper wiring layer has no contact with the remaining part of the coating layer and so that the remaining part of the coating layer is never externally exposed.

  Recently Added Patents
Managing multiple web services on a single device
Controlling a resource demand system
Reliability fire pressure switch
Selective facsimile denial
Process for preventing polymerization of cracked volatile products during pyrolysis and gasification
Stowable pet leash and collar
Bacterial superantigen vaccines
  Randomly Featured Patents
Transmission system
Method and apparatus for a vacuum thermionic converter with thin film carbonaceous field emission
Seat securing and adjusting device
Device for optically measuring the shapes of objects and surfaces
Data management
Combined picnic bag and tablecloth
Triple parity technique for enabling efficient recovery from triple failures in a storage array
Electro-luminescence panel
System for targeting advertising content to a plurality of mobile communication facilities