Resources Contact Us Home
Absolute optical encoder system

Image Number 13 for United States Patent #4445110.

An optical code disc includes a fine track which provides a high resolution signal, at least one V scan natural binary track synchronized to the fine track by lead and lag detectors, and Gray code tracks which provide the most significant bits of the digital output of the encoder system. The number of circuit elements in the multiplier circuitry associated with the fine track are reduced by means of a quadrant switching technique whereby the sinusoidal inputs to the multiplier are repeated through each quadrant of the fine track cycle. The V scan and Gray code tracks are optically multiplexed to reduce the number of leads from the optical detector. The use of both V scan and Gray code tracks minimizes the number of detectors required in the system while maintaining large detector signals from each track. The V scan and Gray code outputs are synchronized by the use of an overlapping bit.

  Recently Added Patents
Methods for selective reverse mask planarization and interconnect structures formed thereby
Wafer-level chip scale package
Vectorization of program code
Proximity search methods using tiles to represent geographical zones
Touchscreen with Z-velocity enhancement
Liquid crystal display device
Compounds with (1 E, 6E)-1,7-bis-(3,4-dimethoxyphenyl)-4,4-disubstituted-hepta-1,6-diene-3,5-d- ione structural scaffold, their biological activity, and uses thereof
  Randomly Featured Patents
Heat-curable and solvent-soluble ester group-containing polymer compositions and process for their preparation
Apparatus and method for depositing materials onto microelectronic workpieces
Method for machining scroll member
Led luminance control circuit and backlight source of liquid crystal display
Wear resistant slab
Incorporating a portable digital music player into a vehicle audio system
Drive shaft assembly
Sheet turn-over apparatus for sheet-fed rotary printing press
Trailer with selective elevating and lowering feature
Semiconductor integrated circuit and testing method thereof