Resources Contact Us Home
Logic circuit with a test capability

Image Number 7 for United States Patent #4424581.

A flip-flop circuit receives a portion of a multiple bit output from a combinational logic circuit to be tested, and feeds back a plurality of bits to comprise a portion of the multiple bit input to the combinational logic circuit. The flip-flop circuit includes a plurality of master and slave flip-flops with the master flip-flops being operable in parallel to receive the output from the combinational logic circuit or in series as a shift register, and the slave flip-flops being operable either in parallel to receive outputs from the master flip-flops or in series as a shift register. The occurrence of a fault in a combinational logic circuit can be determined by examining the contents of either the master or slave flip-flops at a particular clock cycle.

  Recently Added Patents
Key management system
Reproducible dither-noise injection
Method for restricting the use of an application program, system for authenticating the user of a measuring apparatus, authentication server, client apparatus and storage medium
Lubricant coating device and image forming apparatus
Light emitting device
Dynamic facsimile transcoding in a unified messaging platform
Control apparatus and control method
  Randomly Featured Patents
Process and device for producing extrudates from ultra-high molecular weight polyethylene
Four-cycle engine
Packet router for use in optical transmission networks
Trigger-operated bow string release device having an adjustable pre-travel
Heterocyclic derivatives and medicinal use thereof
Process for increasing rice crop yield
Direct access arrangement (DAA) circuit having automatic interface identification
Storage and display stand
Surgical tissue monitoring system
Rotor of a compressor, more particularly of an axial-flow compressor