Resources Contact Us Home
Logic circuit with a test capability

Image Number 6 for United States Patent #4424581.

A flip-flop circuit receives a portion of a multiple bit output from a combinational logic circuit to be tested, and feeds back a plurality of bits to comprise a portion of the multiple bit input to the combinational logic circuit. The flip-flop circuit includes a plurality of master and slave flip-flops with the master flip-flops being operable in parallel to receive the output from the combinational logic circuit or in series as a shift register, and the slave flip-flops being operable either in parallel to receive outputs from the master flip-flops or in series as a shift register. The occurrence of a fault in a combinational logic circuit can be determined by examining the contents of either the master or slave flip-flops at a particular clock cycle.

  Recently Added Patents
Semiconductor process
Multi-wired antenna for mobile apparatus
Utility knife
System for thermally controlling displays
Visual physician office systems and methods
Manufactured product configuration
  Randomly Featured Patents
Method for abrasive tipping of integrally bladed rotors
Sealed roller bearing
Method for preventing undesired polymerization in a mixture of substances containing ethylenically unsaturated compounds
Tool and task box storage, transport, and workbench system
Variable time slot communication system
Printed circuit boards with solderable plating finishes and method of making the same
Plastic seat-back framework and method for the manufacture thereof
Universal health seat
Method of determining the spectral distribution of the nuclear magnetization in a limited volume range
Method of making active pixel sensor cell that minimizes leakage current