Resources Contact Us Home
Logic circuit with a test capability

Image Number 3 for United States Patent #4424581.

A flip-flop circuit receives a portion of a multiple bit output from a combinational logic circuit to be tested, and feeds back a plurality of bits to comprise a portion of the multiple bit input to the combinational logic circuit. The flip-flop circuit includes a plurality of master and slave flip-flops with the master flip-flops being operable in parallel to receive the output from the combinational logic circuit or in series as a shift register, and the slave flip-flops being operable either in parallel to receive outputs from the master flip-flops or in series as a shift register. The occurrence of a fault in a combinational logic circuit can be determined by examining the contents of either the master or slave flip-flops at a particular clock cycle.

  Recently Added Patents
Method, apparatus or computer program for changing from scheduled to unscheduled communication modes
Establishing a social network
Network traffic demotion
Wireless device with extendable antenna
Process for the production of alcohol
Positioning vehicles to improve quality of observations at intersections
Drive and startup for a switched capacitor divider
  Randomly Featured Patents
Method for constructing a resilient surface
Method of fabricating a thin film transistor
Safety binding for snowboards
Apparatus having a movable user input device including an actuatable portion
Programmable embedded DRAM current monitor
Chimeric mutational vectors
Method and system for transmit frequency hopping
Optical module
Fastener measurement system
Compaction method for waveform storage