Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Memory device, test operation method thereof, and system including the same
Tetrazolyl oxime derivative, salt thereof, and plant disease control agent
Light-emitting device with a spacer at bottom surface
Cell proliferation inhibitor
Method and apparatus for radio antenna frequency tuning
Self cleaning rake
Human activity monitoring device
  Randomly Featured Patents
Cationic naphtholactam dyestuffs
Method for recording and distributing digital data and related device
Process and apparatus for controlling the cutter of a shredder
Precast concrete structure having light weight encapsulated cores
Method for anionic homopolymerization of .alpha.-trifluoromethylacrylate
Switch blade mechanism and multi-arrangement
Top front and side portions of a combined computer housing and support stands
Electro-optical display having split storage capacitor structure for series capacitance
Noise reduction processing apparatus, noise reduction processing method, and image sensing apparatus
Workout level display indicator