Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Level shifter and method of using the same
Liquid crystal display device with a control mechanism for eliminating images
Architecture for accelerated computer processing
Cartridge for conducting a chemical reaction
Semiconductor device having a triple gate transistor and method for manufacturing the same
Fluid conduit with PTC fabric heating
Device for maneuvering a vehicle using maneuvering moves using at least one trajectory
  Randomly Featured Patents
Tomographic x-ray apparatus for the production of transverse layer images
Methods of manufacturing and modifying taxane coatings for implantable medical devices
p-Trimethylsilyloxyphenyl glycyloxy succinimide
Orthopedic casting material having reduced tack and reduced slip
Architecture for an electromechanical braking system
Top mounted flush valve
Karaoke system
Shoulder bag
Energy applicators adapted to dielectric heating