Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Self-aligned double polysilicon MOS fabrication










Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.








 
 
  Recently Added Patents
Antisense modulation of C-reactive protein expression
Hoists
Synthesized interoperable communications
Lens barrel and imaging device
Wound dressing with a discontinuous contact layer surface
Triazolylphenyl sulfonamides as serine/threonine kinase inhibitors
Antibodies to non-functional P2X.sub.7 receptor
  Randomly Featured Patents
Hybrid bearing cylinder
OBJECT-ORIENTED PROGRAMMING APPARATUS, OBJECT-ORIENTED PROGRAMMING SUPPORTING APPARATUS, COMPONENT BUILDER APPARATUS, OBJECT-ORIENTED PROGRAM STORAGE MEDIUM, PROGRAM STORAGE MEDIUM FOR USE IN
Drywall repair patch
Process for atomizing FCC feed oil
Online reactivation of an account or service
Abnormal combustion detection method for internal-combustion engines from combustion indicator distribution modelling
Disposable waste containment garment
Cord stopper
Segmented wind turbine
Free standing deep fat fryer