Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Extension of physical downlink control channel coverage
System and method for updating firmware
Controller with screen
Clock distribution circuit
Fusing device to prevent overheating of a heating member and image forming apparatus having the same
Non-volatile memory array and device using erase markers
Cosmetic composition based on a supramolecular polymer and a hyperbranched functional polymer
  Randomly Featured Patents
Battery coupling apparatus
Managing data writing to memories
Portable solar charged operated lamp having orientation switch for selectively energizing lamp based upon its physical orientation
Nebulizing element and device
Power allocation scheme for DMT-based modems employing simplex transmission
Electric gearshift for children's cars
Control system for hydraulically driven vehicles
Aerodynamically controlled ejector
Shaped riser on substrate step for promoting metal film continuity