Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Software execution management apparatus, method, and computer-readable medium thereof
Triazine ring-containing polymer and film-forming composition comprising same
Method and apparatus for secure transfer and playback of multimedia content
Compositions and methods for producing isoprene
Polypeptides and immunizing compositions containing gram positive polypeptides and methods of use
Method and apparatus for band switching in wireless local access network
Substituted bicyclic HCV inhibitors
  Randomly Featured Patents
Enhanced throw lever
Molecular sieve oxygen monitor
Illumination brightness control apparatus and method
Image data supervising system
Phenylamides as marine antifouling agents
Method and apparatus for source and receiver side wave field separation
Method for adjusting the lost motion in a tandem master cylinder and tandem master cylinder for carrying out this method
Delay adjusting device and method for plural transmission lines
Data authentication system
Medicament-containing particle and a solid preparation containing the particle