Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Self-aligned double polysilicon MOS fabrication










Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.








 
 
  Recently Added Patents
Method and system for establishing security connection between switch equipments
Printing device, printing system, program, and printing method for printing based on print data from a user authorized to issue a print instruction for the print data
Method and apparatus for wireless transmission of diagnostic information
Liquid crystal display device
Method for the synthesis of an array of metal nanowire capable of supporting localized plasmon resonances and photonic device comprising said array
System and method for solving connection violations
Asynchronous distributed de-duplication for replicated content addressable storage clusters
  Randomly Featured Patents
Disposable diaper provided with tape fastener
Process and device for catalytic dehydrogenation of a c.sub.2+ paraffinic charge comprising a self-cooling system
Active piezoelectric spindle bearing preload adjustment mechanism
Positional information use apparatus
Triangular shaped netted Christmas tree lights
Self-adhesive stamp dispenser
Method of adjusting image density parameters by repetitively adjusting image density parameter values based upon reference pattern density at standby time intervals
Magnetic recording apparatus
Flag signal generation circuit and semiconductor memory device
Semiconductor treatment apparatus