Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Bipolar junction transistor with a self-aligned emitter and base
Author signatures for legal purposes
Combination therapy to enhance NK cell mediated cytotoxicity
Method of fabricating semiconductor light emitting device
Non-disruptive configuration of a virtualization controller in a data storage system
Veronica plant named `Amethyst Plume`
  Randomly Featured Patents
System and method for calculating a volatility carry metric
Process and apparatus for drying a fibrous web in a single-felt dryer group under low vacuum
Corrugated steel deck system including acoustic features
Process for etching dielectric films with improved resist and/or etch profile characteristics
Cross display holder for a cord
Control system for conveying apparatus
Method of making a padded item
Indicator for tool state and communication in multi-arm robotic telesurgery and method of use
Self-aligning roller bearing
Method and apparatus for representing musical tone information