Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Sensor controller, navigation device, and sensor control method
Restarting event and alert analysis after a shutdown in a distributed processing system
Image scanning apparatus and image forming apparatus
Piezoelectric quasi-resonance linear motors based on acoustic standing waves with combined resonator
Time sharing type autostereoscopic display apparatus and method for driving the same
Plants and seeds of corn variety CV092363
Test method for inspection device, particularly for label seating inspection device
  Randomly Featured Patents
Computer-aided methods and systems for pattern-based cognition from fragmented material
Adjustable local extraction device
Flow rate controller
Apparatus for racking steel and the like
2-aminopyridine derivatives, their use as medicines and pharmaceutical compositions containing them
Predecode column architecture and method
Ear mounted sleep prevention alarm
Duplex carton label/packing list
High frequency power amplifier circuit
Stand for television receiver