Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Crosslinked core/shell polymer particles
Active gate drive circuit
System and method for redirected firewall discovery in a network environment
System and method for judging success or failure of work of robot
System and method for providing restrictions on the location of peer subnet manager (SM) instances in an infiniband (IB) network
Pharmaceutical compositions of entacapone, levodopa and carbidopa with improved bioavailability
Sensor chip, sensor cartridge, and analysis apparatus
  Randomly Featured Patents
Flexible interconnect film including resistor and capacitor layers
Combined processing station for use in an electrophotographic printing machine
Thread cutting devices for double lockstitch sewing machines
Semiconductor switching circuit
Surgical stapling instrument with a firing member return mechanism
Expectation based event verification
Computer terminal cover
Imaging member
Wrist strap for a video camera