Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Acoustic panel for an ejector nozzle
Randomly branched copolymers, preparation thereof and use thereof as levelling agents in coating substances
Controller for rotation and movement motion
Ink receptacle for collecting and controllably releasing purged ink
Modular fluid reservoir
Menus with translucency and live preview
Medical instrument handle with connector
  Randomly Featured Patents
Dust collector housing with removable roof section
Hydraulic cylinder extension control
Cache arbitration between multiple clients
Method and system for benchmarking RFID data against SLA data
Transport corridor infiltration system
Method of repairing a coating on an article
Process for fixing dyes with UV light
Root feeder
Trimetal pulverizer roll and a method of manufacture thereof
Planar focusing grating coupler