Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Methods and systems for automated backups and recovery on multi-os platforms using controller-based snapshots
Method and system for monitoring and treating hemodynamic parameters
Method and apparatus for user selection of advertising combinations
Method for providing information of access point selection
Nanoparticle entrapment of materials
Sealing member for piezoelectric resonator device, and piezoelectric resonator device
Apparatus and methods for color displays
  Randomly Featured Patents
Method of manufacturing toner and toner
Airflow error correction method and apparatus
Self-selecting precharged domino logic circuit
Golf club grip and glove rain shield
RFID tag, RFID reader/writer, RFID system, and processing method of RFID system
Cosmetic preparations with alkoxybenzoic acid esters as inflammation inhibitors and method
Computer system status display
Sublithographic contact structure, phase change memory cell with optimized heater shape, and manufacturing method thereof
Golf club caddie
Folding table for wall mounting