Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Steplessly adjustable cymbal locating device
Nanoparticles in a flash memory using chaperonin proteins
Display apparatus and control method thereof
Metal colloidal particles, metal colloid and use of metal colloid
Vacuum cleaner filter adapter ring
Optical angular position detection apparatus and method
  Randomly Featured Patents
Method and apparatus for changing carrier frequencies in each time slot in a telecommunications process
System and method for voice control of medical devices
Intra-node diagnostic signal
Transmitting chain
Continuity tie for prefabricated shearwalls
Garment warming device
Reticulated flash prevention plug
PTC Heaters
Force transmitting coupling for stamping and forming machine
Method and apparatus for delivering multiple fuel injections to the cylinder of an internal combustion engine