Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Semiconductor device and method for manufacturing the same
Method and apparatus for reducing power consumption used in communication system having time slots
Mixed reactant flow-by fuel cell
Label printer
Method and system for routing telephony communications together with modified calling party identifier information
Method and apparatus for supporting delivery, sale and billing of perishable and time-sensitive goods such as newspapers, periodicals and direct marketing and promotional materials
Method of enhancing corrosion resistance of hollow vessels
  Randomly Featured Patents
Method and apparatus for reducing the effective bandwidth of ultrasonic waveform for transmission over a logging cable
Repairable tiled displays
Releasable paint ball gun bolt
Pick holder for guitars and other stringed instruments
Miniature heat exchanger
Method of manufacturing a non-volatile semiconductor storage device
Methods for degrading lignocellulosic materials
Adaptive transform encoder for digital image signal in recording/reproducing apparatus
Air conditioner for hybrid vehicle
Universal variable length code (UVLC) encoder