Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Method and device for managing devices in device management system
Emergency power-off button with proximity alarm
Rotation angle detecting device
Wound dressing with a discontinuous contact layer surface
Image heating device
Optical channel transport unit frames transmission having interleaved parity
Method and apparatus for filter-less class D audio amplifier EMI reduction
  Randomly Featured Patents
Audio amplifying circuit
Multi-pot for microwave ovens
Meat preservation process using a carbon monoxide and helium gas mixture
Method for manufacturing counter top edging from floor tile
Prescription verification system
Imitation tree and method of making same and stand therefor
Biosensors and methods of using the same
Metallotetradecadiene compounds
Squeeze bottle
Liquid dispersion device