Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Lithographic apparatus and device manufacturing method
Method and apparatus for analysis of histopathology images and its application to cancer diagnosis and grading
Modified polyolefin resin for glass fiber treatment, surface-treated glass fiber, and fiber-reinforced polyolefin resin
Organic EL display device and method for manufacturing the same
Provision of downlink packet access services to user equipment in spread spectrum communication network
Stack and folding-typed electrode assembly and method for preparation of the same
Bio-stimulant for improved plant growth and development
  Randomly Featured Patents
Pump pressure control system
Reuse of screw thread
Separator employing an annular vertical feedwell with associated concentric annular baffle plate and method of using same to separate solids from liquids
Automatic circumferential welding apparatus
Rotary pinch valve
Process for the preparation of dihydroxy esters and derivatives thereof
Semiconductor memory device having a voltage down converter for generating an internal power supply voltage from an external power supply
Water-dispersible sheet for cigarettes and cigarette using the same
Duplicating machine with duplexing capability
Driving circuit and a pixel circuit incorporating the same