Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Opioid-ketamine and norketamine codrug combinations for pain management
Products for animal use including humans having a certificate verifying at least one of efficacy or safety, and methods of providing such certificates
Wireless control kit for camera
Semiconductor element-embedded wiring substrate
Apparatus and methods for providing efficient space-time structures for preambles, pilots and data for multi-input, multi-output communications systems
Error correct coding device, error correct coding method, and error correct coding program
Electrifying roller
  Randomly Featured Patents
Stabilized fast spin echo NMR pulse sequence
Manufacturing method of fuel tank welding joint
Snap-connectable lattice assembly for electrical-circuit tiles
Accelerated RAID with rewind capability
Semiconductor wafer process chamber with susceptor back coating
Secondary battery and method of manufacturing secondary battery
Saw blade construction useful in the continuous harvesting of trees
Shoe stiffeners
Insulated wire
Method, system, and storage medium for optimizing disk space and information access