Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Decrementing settings for a range of power caps when a power cap is exceeded
Method, base station and system for adjusting cell wireless configuration parameter
Identification of electrical grid phase information for end-points in a grid network
Permutational memory cells
Electronic device with embedded antenna
Liquid crystal display and method of driving the same
Method for generating multi-antenna signals
  Randomly Featured Patents
Data processing apparatus, data processing method, program, and integrated circuit
Dynamic pricing system
Simulation of business transformation outsourcing
Single reel cartridge with decreased base sink
Preparation of expandable granules, and the production of foams therefrom
System for digital transmission and text display
Insect bait holder
Sensing voltage for fluorescent lamp protection
Use of data latches in multi-phase programming of non-volatile memories