Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Power semiconductor device
(4-phenyl-piperidin-1-yl)-[5-(1H-pyrazol-4-yl)-thiophen-3-yl]-methanone compounds and their use
Light cover
Molding cosmetic composite panels with visible fibers from ultraviolent light resistant epoxy compositions
Process to make structured particles
Semiconductor manufacturing apparatus
Low thermal and radiation conductivity coating
  Randomly Featured Patents
Variable speed induction motor control system
Retrofocus-type wide angle lens system having a fixed front lens group and a movable rear lens group
Mobile station apparatus and communication method
Fast target distance measuring device and high-speed moving image measuring device
Apparatus and methods for distributing a substance
Web page link-tracking system
Ultrasonic mechanical sector scanning transducer probe assembly
Supplying power from a display device to a source using a standard DVI video cable
Outside casing conveyed low flow impedance sensor gauge system and method
Medical wastes disposal system