Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Light emitting device power supply circuit, and light emitting device driver circuit and control method thereof
Display stand for a mobile tablet computer
Fuel cell system, and electric vehicle equipped with the fuel cell system
Systems and methods for online search recirculation and query categorization
Managing job execution
Social community generated answer system with collaboration constraints
Case for electronic device
  Randomly Featured Patents
Deghosting seismic data
Method and apparatus for generating a volatilized liquid
Phenylenediamine derivative, radical scavenger, brain-infarction depressant, and brain-edema depressant
.beta.-Lactam antibacterial agents
Image-capturing apparatus, image processing method and program product
Frozen dairy products and methods of production
Motor control center interlock assembly
Brush conditioner wing
Electromagnetic shielding apparatus for a memory storage disk module which permits air flow for cooling
Synchronous axial field electrical machine