Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Reducing voltage stress in a flyback converter design
Methods and compositions for improved F-18 labeling of proteins, peptides and other molecules
Method for detection and characterization of a microorganism in a sample using time-dependent intrinsic fluorescence measurements
System and method for determining a characterisitic of an object adjacent to a route
Vaccine composition against Streptococcus pyogenes
Determining system for localization methods combination
Peer to peer (P2P) missing fields and field valuation feedback
  Randomly Featured Patents
Process for preparing .DELTA..sup.22 -25-oxy substituted sterol derivatives
Folding cylinder
Apparatus for determining the injected fuel quantity in mixture compressing internal combustion engines
Method for preparing chalcopyrite-type compound
Endothelin antagonist peptides
Rivet setting tool
Adaptive screen painting to enhance user perception during remote management sessions
Liquid dispenser with refill packing
Automotive alternator having cooling-air-intake-window having uneven opening area along rotational direction
Type font