Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Uplink synchronization management in wireless networks
Hermetically sealed atomic sensor package manufactured with expendable support structure
Systems and methods for dynamically modifying subcriber service profile stored in home location register while roaming in wireless telecommunication networks
Measuring device and measuring method that use pulsed electromagnetic wave
Position and orientation measurement apparatus, position and orientation measurement method, and storage medium
Front face of a vehicle wheel
Circuit device for preventing radiation emission in portable terminal with two cameras
  Randomly Featured Patents
Jam tolerant geared rotary actuator with automatic disconnect
Multi-stage rotary compressor
Vehicle seat
Method for in-situ microbial seeding
Process for producing a non-oriented electromagnetic steel sheet having excellent magnetic properties
Electromagnetic actuator for voice coil
Detachable embolization coil
Plasma-enhanced vacuum drying
Idle shutdown override with defeat protection
Muteins of human tear lipocalin