Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Mechanical and moisture protection apparatus for electronic devices
High-frequency-link power-conversion system having direct double-frequency ripple current control and method of use
Program recording medium, image processing apparatus, imaging apparatus, and image processing method
Discharge lamp lighting circuit
Error detection and recovery tool for logical volume management in a data storage system
Methods and apparatus for power amplifier calibration
Limit switch
  Randomly Featured Patents
Self-aligned, monolithic, solid microlaser with passive switching by a saturable absorber and a production process therefor
Power line communication system and method
Method for operating an apparatus for facilitating communications
Pot top
Pavement cutting machine with pad to stabilize and brake machine
Micro speaker
Data processing system for performing a debug function and method therefor
Assembled piston for engine
Mounting device for sight viewing apparatus