Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Front cover of an electronic device
Semiconductor device manufacture in which minimum wiring pitch of connecting portion wiring layer is less than minimum wiring pitch of any other wiring layer
Cucumber plants with a compact growing habit
Modified and stabilized GDF propeptides and uses thereof
Color LED display device without color separation
Ni-, Co-, and Mn- multi-element doped positive electrode material for lithium battery and its preparation method
  Randomly Featured Patents
Lens unit, lens barrel, optical device, scanner, and image forming apparatus
Information processing apparatus and method, and distribution medium
Crucible induction furnace provided with a preventive measure against low melting point metals
Zoom lens and image pickup apparatus including the same
Method and system to optimize recording conditions in magnetic recording systems
Memory device
Circuit board straddle mounted connector
Catalyst for decomposition of nitrogen oxides and method for purifying diesel engine exhaust gas by the use of the catalyst
Gas pump handle holder
Electronic component spacer