Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Imaging apparatus having selection unit to select focus detection areas
Mode detection for DVB receiver
Reliability fire pressure switch
Wireless communication apparatus, a method of wireless communication, and a program for wireless communication
Nutritional supplement method
Method for treating oncological diseases
Display screen with graphical user interface
  Randomly Featured Patents
Electric rotating machine with improved cylindrical magnet retainer
Thermal insulation blanket
Image forming apparatus and method
Test apparatus
Method and apparatus for attaching two objects
Food blender
Mobile vehicle emissions sampling system
Process and installation for the production of gaseous oxygen under pressure at a variable flow rate
EGR system having EGR valve with purge air chamber