Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Magnifying glass
Imidazo[1,2-B]pyridazine and pyrazolo[1 .5-A]pyrimidine derivatives and their use as protein kinase inhibitors
Stable file system
Load balancing in shortest-path-bridging networks
Use of cocoa extract
Adaptive analog echo/next cancellation
Communication system including a switching section for switching a network route, controlling method and storage medium
  Randomly Featured Patents
Multiple band antenna apparatus
Method for controlling a friction clutch and device therefor
Anti-freeze composition suitable for making surfaces free of snow and ice
Siloxane and siloxane derivatives as encapsulants for organic light emitting devices
Method and apparatus for measuring myocardial impairment, dysfunctions, sufficiency, and insufficiency
Cable guide including stacked quadrants for stress relief
Light guide unit
Method and article of manufacturing an optical fiber connector
Dental bur
Process and apparatus for separating gas mixtures