Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Method for preparing an organic film at the surface of solid support under non-electrochemical conditions, solid support thus obtained and preparation kit
Polymers derived from benzobis(silolothiophene) and their use as organic semiconductors
Single integrated circuit configured to operate both a capacitive proximity sensor device and a resistive pointing stick
Enhanced telephony services
System and method for deriving cell global identity information
Transparent zebrafish and preparation method thereof
Method and apparatus for variable accuracy inter-picture timing specification for digital video encoding
  Randomly Featured Patents
Device and method for transferring a group of products from an input conveyor to an output conveyor
Virtual dispersive routing
Screening cosmetic composition containing a mixture of 1,4-benzenedi(3-methylidene-10-camphosulfonic) acid, partially or completely neutralized, and metal oxide nanopigments
Method of detecting an amount of a cholinesterase inhibitor in a sample
Method for treating wastes by gasification
Pyridine derivatives
Backcountry ski binding
Composition and method for the treatment of skin
Rotary cam syringe
Computer-aided-design of skeletal implants