Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Sending notification of event
Organic light emitting display device and method of manufacturing the same
Pet fish burial pod
Scanning transmission electron microscope and axial adjustment method thereof
Gate timing for short servo wedge in disk memory systems
Transferring a document
Compact ion accelerator source
  Randomly Featured Patents
Methods and devices for transporting and concentrating an analyte present in a sample
Packet processor memory interface with write dependency list
Optical connector
Human protein kinases hYAK3
Disc brakes and friction pad assemblies therefor
Nonwoven product having patterned indicia
Elevator speed control apparatus
Window information preservation for spatially varying power conservation
Spindle motor with soundproofing
Squeakless furniture spring anchor clip