Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Strap-hook ring
Nonvolatile semiconductor memory device and method of manufacturing the same
Inkjet ink
Brushless motor drive apparatus and drive method
Power supply architecture system designer
Floor relief for dot improvement
Method to dynamically tune precision resistance
  Randomly Featured Patents
Transistor structure with a sidewall-defined intrinsic base to extrinsic base link-up region and method of forming the transistor
Shape morphing control and manipulation
Process for the automatic generation of a sequence of controls for a bending machine for metal sheets
Signal processing circuit and method of operation
Method and apparatus for transmitting/receiving feedback information in mobile telecommunication using multiple input multiple output
Method and products to fight fires
Filter funnel
Apparatus and method for electrically heating a refractory lined vessel by directly passing current througth an electrically conductive refractory via a resilient electrote assembly
Holographic method and apparatus using incoherent light
Thrust rollers