Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Method and system for updating device management application meter read logic
Wire catalyst for hydrogenation/dehydrogenation reaction and manufacturing method therefor
Control unit including a computing device and a peripheral module which are interconnected via a serial multiwire bus
Image descriptor quantization
Network client validation of network management frames
Methods, systems, and computer program product for virtually modifying surface region curvature to detect protrusions
Automated processing machine used for processing samples placed on slides and having an output device
  Randomly Featured Patents
Method and apparatus for designing the layout of circuit component patterns
Process and apparatus for preparing acetylene and synthesis gas
Method and system for representation and use of shape information in geographic databases
Isoxazoline compounds as inhibitors of TNF release
Apparatus for the recombination of hydrogen and oxygen
Terminal assembly for compressor
Heatshield accessory for firearms
Dowel pin insertion device with height indicator
Process of plugging cooling holes of a gas turbine component