Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Real-time virtual endoscopy
(-)-epigallocatechin gallate derivatives for inhibiting proteasome
Engine RPM control device
Piperazinyl methyl phenyl cyclohexane compound
Inflatable workshop
Organic light-emitting display and method of manufacturing the same
PCSK9 antagonists
  Randomly Featured Patents
Methods and systems for compensating row-to-row brightness variations of a field emission display
Fuel system providing priming and automatic warm up
Spatially indexed grammar and methods of use
Sliding door lock
Method of relieving wafer stress
Beverage can cap and novelty item
Sustained release formulations of guaifenesin and additional drug ingredients
Arrangement in the opening and closing of automatic elevator door, and a door coupler
Electrical coupler for coupling an ultrasonic transducer to a catheter
Tear resistant security container