Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Methods and apparatus for adapting network characteristics in telecommunications systems
Method for operation of multi-layer-multi-turn high efficiency inductors
System and method for creating, managing and trading hedge portfolios
Visibility radio cap and network
Auto-provisioning of network services over an Ethernet access link
Pipe coupling
Method of manufacturing semiconductor devices using ion implantation
  Randomly Featured Patents
Image forming apparatus and control method for the same
Pivoting shutter device for regulating an air flow passing through a heat exchanger
System and method for managing registration of services for an electronic device
Room air monitor for radioactive aerosols
Gear change control device, straddle-type vehicle, and gear change control method
AS-triazine compounds
Contact metathesis polymerization
Apparatus and method for removing closures from containers assembled in cases
Semiconductor device with impedance controllable output buffer
Zoom lens, imaging device and information device