Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Base station synchronization for a single frequency network
Radio communication system, base station apparatus, terminal apparatus, and radio communication method for radio communication system
Asynchronous line interface rate adaptation to the physical layer with synchronous lines at the connection layer
Image heating apparatus
Chair structure
Redundant power delivery
Vehicle and communication monitoring
  Randomly Featured Patents
Apparatus for separating agricultural produce from spurious matter
Tethered fortune
Constant-volume sample cutter
Control ring for input spray in electrostatic spray system
Method for depolluting aqueous media containing organic pollutants
Automatic performing apparatus with sequence data modification
Tape cassette reel locking mechanism
Amine-functionalized polyester
Integrated circuit packages with interconnects on top and bottom surfaces
Prism prompter