Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Method and apparatus for communications
Generating a representation of an object of interest
Cleaning device, and image forming apparatus, process cartridge, and intermediate transfer unit each including the cleaning device
Image processing system, image processing apparatus, control method for image processing apparatus, and storage medium
Configuration method and system of complex network and configuration and management module of server resources
Circuitry for measuring and compensating phase and amplitude differences in NDT/NDI operation
Systems and methods for archiving and retrieving navigation points in a voice command platform
  Randomly Featured Patents
Non-intrusive vapor collection apparatus
Method for determining a running condition by spatial harmonic analysis of speed
Identification and application of antibiotic synergy
Radiation image read-out apparatus
Silane couplers containing cyclic structural elements as alignment films
Door closing apparatus
Selectively herbicidal 4,6-dibromo-5-hydroxy-2-pyridine carboxamide, salts and esters thereof and methods of preparation and use
Electric oven
Apparatus for panoramic radiography
Personal computer for performing charge and switching control of different types of battery packs