Resources Contact Us Home
Self-aligned double polysilicon MOS fabrication

Image Number 7 for United States Patent #4317690.

A method of fabricating a double polysilicon MOS structure of reduced size employs local oxidation of polysilicon to define and isolate a first polysilicon layer. Prior to etching the first polysilicon layer, a first masking step defines one of the elements of the MOS transistor, such as the source. By selectively etching the first polysilicon layer, the isolation regions and then the other elements of the MOS transistor are defined. With only slight variations in the simplified process, either a plurality of one MOS transistor-one capacitor memory cells or a plurality of MOS transistors can be fabricated.

  Recently Added Patents
Correlating trace data streams
Selecting one of a plurality of print modes based on pixel coverage of a document
Viewing stand
Electromagnetic probe for measuring properties of a subsurface formation
Display device and projector
Crystalline form of (R)-7-chloro-N-(quinuclidin-3-yl)benzo[b]thiophene-2-carboxamide hydrochloride monohydrate
Solar-powered roadway light
  Randomly Featured Patents
Device for opening and closing lid of optical disk player
Reflective animal collar and material for forming such a collar
Integrated paperboard container and pallet system
Connector assembly
Fully martensitic steel for a metal mold for molding glass and the metal mold
Transparent media for phase change ink printing
Method and apparatus for setting an illumination optical unit
Process for preparing dialdehyde
Method of providing a tick pattern to simulated wood transfer films
Radar detection device employing a scanning antenna system