Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Light emitting device
Apparatus and method for encoding/decoding signal
Signal processing apparatus and methods
Reduced plating ignitron
System and method for passing PLC signals from a first electrical line to a second electrical line
Request routing based on class
Image forming unit having agitating portion and image forming apparatus
  Randomly Featured Patents
Dual roll casting machine
Fluorescent X-ray film thickness gauge
Hybrid discs displaying certain dimensional values
USB device
Speculum device
Dual integrated circuit card reader/writer
Method for detecting combustion misfires via a separate classification of individual and permanent misfires
Bicycle fork cartridge assembly
Apparatus and method for optimizing separation of an unknown sample by liquid chromatography
Method of producing mechanism for converting rotational motion to linear motion and jig for executing the method