Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Multibranched polymer and method for producing the same
Label printer
Automatic stop and restart device for an engine
Cross-platform cloud-based map creation
Process for the production of an acylation catalyst
Undercabinet plug-in mount
Device for increasing chip testing efficiency and method thereof
  Randomly Featured Patents
Bitstream-based feature extraction method for a front-end speech recognizer
Plug for hi power connector
Dimmed vehicle headlight
High-performance molded fan
Power-on reset signal generation circuit of semiconductor memory apparatus
Hand hammer
Image capturing apparatus with through image display function
Image output device for copying receiving facsimiles and transmitting facsimiles capable of vicarious reception of received facsimiles
Micron size polymeric coating and related methods