Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Reusing data in user run book automation
Method of measuring the flux of a soil gas
N-phenyl-(homo)piperazinyl-benzenesulfonyl or benzenesulfonamide compounds suitable for treating disorders that respond to the modulation of the serotonin 5-HT.sub.6 receptor
Ni-, Co-, and Mn- multi-element doped positive electrode material for lithium battery and its preparation method
Heat transfer label for decorating a metal container
Method and device for managing a turning setpoint applied to at least one turning actuator for the rear wheels of an automobile
  Randomly Featured Patents
Fusible interlining of a textile sheet and a heat-sealable film for washable garments
Broadband switching system
Agitator mill
Gated snubber circuit
Automobile tire
Adjustable setting block assembly
Apparatus for and method of polishing workpiece
Cell search method and apparatus in wireless communication system
Data transmission method
Electron beam curing resin for magnetic recording medium, method for manufacturing the same, and magnetic recording medium including the same