Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Optical channel transport unit frames transmission having interleaved parity
Roll of continuous web of optical film laminate and production method therefor
Computer device with digitizer calibration system and method
Systems and methods for excluding undesirable network transactions
Method and CTDevice for computer tomographic spiral scanning of a patient
Mobile communication terminal provided with handsfree function and controlling method thereof
Systems and methods for selective text to speech synthesis
  Randomly Featured Patents
Interconnect line selectively isolated from an underlying contact plug
Non-halogenated rubber compounds for use in conveyor belts
Method and apparatus for monitoring railway defects
Drive gear assembly
Method for synthesizing diaryl-substituted heterocyclic compounds, including tetrahydrofurans
Method and arrangement for adjusting disc brake in squirrel cage motor
Charging/discharging control unit for lithium secondary battery
Apparatus for generating ozone
Power toothbrush using acoustic wave action for cleansing of teeth
Thin aqueous cataplasm