Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Balanced input buffer circuit for semiconductor memory










Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.








 
 
  Recently Added Patents
Active constant power supply apparatus
Electrophoretic element and display device
NMR, instrumentation, and flow meter/controller continuously detecting MR signals, from continuously flowing sample material
Coordinated garbage collection for raid array of solid state disks
Method of making a low-Rdson vertical power MOSFET device
Monitoring heap in real-time by a mobile agent to assess performance of virtual machine
White polyester film and surface light source therewith
  Randomly Featured Patents
Pneumatic percussion machine
Method for digitally labelling websites
Kitchen grip mitt
Dispensing applicator for fluids
Cabinet
Suitcase
Manhole cover support ring
Focus detecting device for use with cameras
Methods for the assay of troponin I and T and complexes of troponin I and T and selection of antibodies for use in immunoassays
Zero insertion force electrical connector piece