Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Wiring structure in a semiconductor device, method of forming the wiring structure, semiconductor device including the wiring structure and method of manufacturing the semiconductor device
Electronic control apparatus
Pulsed plasma with low wafer temperature for ultra thin layer etches
Motor drive component verification system and method
Curable sublimation marking material and sublimation transfer process using same
Method of controlling semiconductor device, signal processing method, semiconductor device, and electronic apparatus
  Randomly Featured Patents
Airbag arranged on the vehicle roof
Mounting bracket
Door handle apparatus for vehicle
9a-azalides with anti-inflammatory activity
Weft-switching system with telescoping nozzles
Rollable conduit device
Semiconductor-on-insulator annealing method
Phase angle controlled stationary elements for long wavelength electromagnetic radiation
Area radiation target