Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Temporary protective cover for an exposed junction box
Probiotic Bifidobacterium strains
Indexing, relating and managing information about entities
Authoring method, authoring device and program
Curable inks comprising surfactant-coated magnetic nanoparticles
Image generation based on a plurality of overlapped swathes
Sensor system
  Randomly Featured Patents
Selective call receiver carrier
Human SDF-5 protein and compositions
Macerating machine
Wrist rest
Door package
Cell culture vial
Electronic humidity chamber for vapor desorption to determine high capillary pressures
Plasmon assisted enhancement of organic optoelectronic devices
Time correction device, timepiece having a time correction device, and time correction method
Display device having an improved voltage level converter circuit