Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Balanced input buffer circuit for semiconductor memory










Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.








 
 
  Recently Added Patents
Email certificates
Pointer display device, pointer display/detection method, pointer display/detection program and information apparatus
Helmet mandible
Random access for wireless multiple-access communication systems
Polypeptides having beta-glucosidase activity and beta-xylosidase activity and polynucleotides encoding same
System and method for providing restrictions on the location of peer subnet manager (SM) instances in an infiniband (IB) network
Methods and apparatus to perform time zone determination by a mobile station
  Randomly Featured Patents
Substituted pyrroline kinase inhibitors
System and method for eliminating background pixels from a scanned image
Process for producing acicular goethite
Candle and process for its manufacture
Test device for horizontal position of an optical disc drive motor
Apparatus and method for optical characterization of a sample over a broadband of wavelengths while minimizing polarization changes
Casement window operator
Latent heat storage and supply system and method
Fibers with bound metal oxides and method thereof
Fuel making process