Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Quinoline compounds and their use for treating viral infection
Anti-GITR antibodies
Method and apparatus for receiving signals in a MIMO system with multiple channel encoders
Package for a medicinal product
Method and system for electronic assistance in dispensing pharmaceuticals
Arbitration circuit to arbitrate conflict between read/write command and scan command and display driver integrated circuit having the same
Multilayered material sheet and process for its preparation
  Randomly Featured Patents
Method and apparatus for supporting a dual bit length protocol for data transfers
3D contents data encoding/decoding apparatus and method
System for transportation of blades on railcars
Display device and electronic equipment
Reducing noise in an imager by sampling signals with a plurality of capacitances connected to an output line
Soybean cultivar 9500029615545
Stirling engine with improved piston ring assembly
Method and system for spread spectrum gating
Indolin-2-one pyridine derivatives, preparation and therapeutic use thereof
Robust metal hydride hydrogen storage system