Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Method and system for providing cloud based network security services
Method and system for determining an optimal missile intercept approach direction for correct remote sensor-to-seeker handover
Lateral flow test kit and method for detecting an analyte
IC layout parsing for multiple masks
Compression molding method and reinforced thermoplastic parts molded thereby
Base station synchronization for a single frequency network
  Randomly Featured Patents
Method for the encrypted data exchange and communication system
Vehicle inner mirror assembly and method of assembly thereof
Method of sealing resin to an alloy casting
Catalyst system for the NCO/OH reaction (polyurethane formation)
Relative heat index based hot data determination for block based storage tiering
Mobile IP over VPN communication protocol
Beading profile strip
Head of golf club
Static trip device comprising an earth protection desensitization system
Apparatus and method for collapsible handrail