Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Autonomous primary-mirror synchronized reset
Powerline communication receiver
Selecting modulation and coding scheme in the presence of interference
Chip on chip semiconductor device including an underfill layer having a resin containing an amine-based curing agent
Clusterin antisense therapy for treatment of cancer
Supply voltage generating circuit and semiconductor device having the same
Architectural panel with millet and grass
  Randomly Featured Patents
Devices for carrying equipment in the rear of a boat adjacent to an outboard motor
Airbag system of automotive vehicle
Penile erection sustainer
Method of and apparatus for testing an engine or a compressor
Electronic control systems and methods
Holder for baby bottle and accessories
Sign and method for lighting
Multiple-output power supply unit including voltage generation circuits for applying voltages to loads and image forming apparatus having the power supply unit
Stack ban