Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Balanced input buffer circuit for semiconductor memory










Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.








 
 
  Recently Added Patents
Communication security
Surface mount module embedded antenna
Toner, method for forming toner, developer, and image forming method
Battery module and method for cooling the battery module
Provider edge bridge with remote customer service interface
Semiconductor packages with thermal dissipation structures and EMI shielding
Steering control system
  Randomly Featured Patents
Stacking of bales
Head slider having an air bearing surface (ABS) with a shallow recess (SR) retreated behind the ABS and a cavity retreated behind the ABS and SR, hard disk drive including the same, and method
Developing device for electrophotographic image forming apparatus
Laser beam frequency collection device
Enteric formulations of proanthocyanidin polymer antidiarrheal compositions
Secondary air supply system and vehicle
Window component extrusion
Permanent magnets and method of making
Press-contact type connector
Operational amplifier