Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Balanced input buffer circuit for semiconductor memory










Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.








 
 
  Recently Added Patents
Information processing apparatus, information processing method, and program
Footwear
Surface modification
Solid state lighting devices and associated methods of manufacturing
Provision of downlink packet access services to user equipment in spread spectrum communication network
Identifying media content in queries
Encoder that optically detects positional information of a moving body from different optical paths lengths
  Randomly Featured Patents
Method of fabricating bit lines by damascene
Graphical method and system for accessing information on a communications network
Direct drawing lithographic printing plate material
Fluidized bed drying
Compound archery bow
Article gripping adapter for clamps
Attacking a virtual enemy by corresponding input to output sound
R.F. switched amplifier and A.M. modulator
Toy water gun
Ascarosides as nematode sex pheromones