Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Selective facsimile denial
Automatic setup of reflector instances
Method for transitioning between Ziegler-Natta and metallocene catalysts in a bulk loop reactor for the production of polypropylene
Pizza stone
Antagonists of the glucagon receptor
Communications in an asynchronous cellular wireless network
Method for treating hyperglycemia
  Randomly Featured Patents
Return loss techniques in wirebond packages for high-speed data communications
Pendent lamp
Electronic ballast with voltage converter having improved damping arrangement
Semiconductor device having insulating layer including polyimide film
Method for measuring coating uniformity
Pressure-sensitive adhesive compositions, pressure-sensitive adhesive sheets and surface protecting films
Method for suppressing driveline shudder in a vehicle with a traction control system
System and method of tracking continuing education information using secure stored data devices
High transmittance, low emissivity coatings for substrates
Substrate conveyor system