Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Balanced input buffer circuit for semiconductor memory










Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.








 
 
  Recently Added Patents
Repeating frame battery with joining of cell tabs via welded-on male and female slip-fit connectors
Light emitting device and light emitting device package
Cell proliferation inhibitor
Mobile device case with storage compartment
Processing circuitry for use with a position sensor
Masking method and apparatus
Flashlight
  Randomly Featured Patents
Method of broadcasting a quality over-the-air multicast
Tar sands extract fines removal process
Media vaulting in an automated data storage library
Semiconductor device and associated manufacturing methodology for decreasing thermal instability between an insulating layer and a substrate
Rolling barrel fan
Sighting system and method
Eccentric footwear cleat
Multi-ejector system for ejecting biofluids
Polyphenol oxidase cDNA
Package for computer cable