Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Side portion of a circular saw blade
Equipment to facilitate money transfers into bank accounts
Device and method for generating soft tissue contrast images
Method and apparatus for generating images using a color field sequential display
Transferring storage devices within storage device testing systems
Power management systems and designs
High dynamic range pixel structure
  Randomly Featured Patents
Driving method for liquid crystal device
Inner bag for containers
Endless belt dry toner agitator
DC or AC solid state switch with improved line-derived control circuit power supply
Liquid crystal compound, ferroelectric liquid crystal composition, and ferroelectric liquid crystal display
Methods for sending location-based data
Cotyloid element of a hip prosthesis, and total hip prosthesis comprising same
High-strength heat-resistant steel, process for producing the same, and process for producing high-strength heat-resistant pipe
Patient identification system
Ink vessel-containing stamp pad