Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Balanced input buffer circuit for semiconductor memory










Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.








 
 
  Recently Added Patents
Illuminating device
System and method for passing PLC signals from a first electrical line to a second electrical line
Transmission apparatus, receiving apparatus, method, and storage medium
Atmospheric treater with roller confined discharge chamber
Washing machine
Interconnect, bus system with interconnect and bus system operating method
Self-service channel marketplace
  Randomly Featured Patents
Rectangular rug tub cover
Sacrificial shield for window assembly
Pulp and paper drying apparatus and method
Method and apparatus for the treatment of heat-sensitive materials
Forming chemical vapor depositable low dielectric constant layers
Process for purifying contaminated soil or groundwater with iron particles
Mounting support blocks for pivotal rotor of wind turbine
Method for producing high dimensional precision composite elements using ionization polymerization and elements produced by said method
Laser aiming device for weapons
Method and apparatus in a data processing system for accessing data