Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Kit and method for the capture of tumor cells
Asymmetric switching rectifier
Image display device and display unit for image display device
Method and system for dynamically representing distributed information
Image coding apparatus and image decoding apparatus
Mobile communication device monitoring systems and methods
Hydrofluorocarbon refrigerant compositions for heat pump water heaters
  Randomly Featured Patents
Carpet sample display carrier
Method for controlling power flow
Vaccines against feline leukemia
Drug compositions for local treatment of alopecia areata
Image forming system including an image form apparatus, and method to provide local user interface using the same
Method and apparatus for image forming capable of effectively performing color image position adjustment
Particle-optic electrostatic lens
Wireless access system
Access for flared gas to steam in flares
System and method for laser welding an inner surface of a small diameter tubular member