Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Molecular sieve
Image correction method
Workflow optimization for high throughput imaging environments
Model matching for trace link generation
Method and apparatus for detection of LVDT core fallout condition
Playlist search device, playlist search method and program
Method and computed tomography device and data storage medium for performing a dynamic CT examination on a patient
  Randomly Featured Patents
Composite particles including an organic polymer and an oxide and/or hydroxide
Blower terminal for a building ventilation system
Method of externally sealing sewage system joints against entry of ground water to the system
Spring band clamp
Method for producing low silicon steel electrical lamination strip
Connector and a method of assembling it
Supporting structure and flat panel display assembly using same
Supported metallocene catalyst, its preparation method and olefin polymerization therewith
Strain relieving holder for optical fiber cable
Method of making brassiere cup