Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Structure of pixel electrode
Methods and compositions to treat and detect misfolded-SOD1 mediated diseases
Secure provisioning of a portable device using a representation of a key
Circuit breakers
Image processing apparatus and method configured to calculate defocus amount of designated area
Semiconductor device and method of forming discontinuous ESD protection layers between semiconductor die
Shower bench
  Randomly Featured Patents
Method for planarizing microelectronic workpieces
Method for operating an internal combustion engine
Oral tobacco product
Luminescent display panel drive unit and drive method thereof
Optical scanning apparatus and image forming apparatus
Solid state image sensor
Computer-aided software engineering facility
Human preprotachykinin gene promoter
Portable battery power supply
Lipid vesicles or lipid bilayers on chips