Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Methods and systems for time-shifting content
Isoselective polymerization of epoxides
Area reduction for surface mount package chips
Methods and systems for automated backups and recovery on multi-os platforms using controller-based snapshots
Piezoelectric quasi-resonance linear motors based on acoustic standing waves with combined resonator
Mobile communication device
  Randomly Featured Patents
Rubber compositions comprising coupling agents and coating agents and also inorganic fillers
Solution modification of polyolefins
Electronic computer
Glucose biosensor and method
Proofreader ability managing method and system
Line drivers that fit within a specified line pitch
Vehicle wheel
Apparatus and method for steering a guidewire and connecting to an extension guidewire
Controlling an extrusion blowing process
Incompatible plant and pathogen interaction related gene