Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Testing SQL query writing skills
Methods and apparatus for processing audio signals
Data security for dynamic random access memory using body bias to clear data at power-up
Moving picture decoding device and moving picture decoding method
Cylindrical lithium secondary battery comprising a contoured center pin
Systems and methods for identifying similar documents
Packaging article
  Randomly Featured Patents
Method and apparatus for a document annotation service
Process for the production of aromatic amines
Tool for chip removing machining as well as a solid indexable cutting insert and a solid basic body therefor
Speed-sensitive shift control
Modular DNA-binding domains and methods of use
Method of starting an electro-pneumatically actuated wet-settling machine
Method for distributing fluids in a downflow reactor
Suction cup for use in windows
Support and lubrication system for continuous casting machine rollers
Method and apparatus for dissipating heat, and radar antenna containing heat dissipating apparatus