Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Computer program, system, and method for mapping Social Security claiming strategies
Metal-doped oxide, method of preparing the same, and solid oxide electrolyte using the metal-doped oxide
System and method for deposition in high aspect ratio magnetic writer heads
Method and system for an integrated host PCI I/O bridge and dual port gigabit ethernet controller
System, apparatus, and method for fast startup of USB devices
System, method and computer program product for sharing a single instance of a database stored using a tenant of a multi-tenant on-demand database system
High productivity single pass scanning system
  Randomly Featured Patents
Universal double-cylinder, multi-yarn-feed circular knitting machine
Actuator, in particular for a motor vehicle
Fishing line with a reinforced leader
Novel methacrylated siloxanes
Multi-band, multi-function integrated transceiver
Electrostatic capacity type pressure detector
Method for manufacturing FeRAM device
Label holder with rearward extending dust flange
Apparatus for influencing the color of copying light in photographic copying machines or the like
Method for processing hydrocarbon pyrolysis effluent