Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Mini wave exerciser
Turbine exhaust cylinder and strut cooling
Fixing apparatus for fixing toner onto a sheet
Replacement cartridge for a razor assembly
Integrated data and header protection for tape drives
Sewing machine and control method for driving the same
Wall base
  Randomly Featured Patents
Seal construction for a mold structure for encapsulating glass with a gasket
Method for forming a walled-emitter transistor
Cam activated hydraulic braking system
Inter process communications in a distributed CP and NP environment
Method of reducing the adaption time in the cancellation of repetitive vibration
Progressive scan television system employing a comb filter
Head positioning control method and apparatus
Electrically conductive and electromagnetic radiation absorptive coating compositions and the like
Mixing blade for drink preparation
Surgical stapling apparatus and method