Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Balanced input buffer circuit for semiconductor memory










Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.








 
 
  Recently Added Patents
Owner-brokered knowledge sharing machine
Image processing unit, image processing method and program
Systems and methods for reducing narrow bandwidth interference contained in broad bandwidth signals
Out-of-order load/store queue structure
Liposomes with improved drug retention for treatment of cancer
Changing a system clock rate synchronously
Terminal device, system and computer readable medium
  Randomly Featured Patents
Tack labeler
Demountable, replaceable aspirating needle cartridge assembly
Polyesterimides for use in linear and/or non-linear optics, and one method for preparing same
Fuel cell system and scavenging method therefor
Fastening element for a friction-welded joint
Gripping apparatus for omnifarious containers
Combination of a printer and continuous feeder
Cooling tower with sloping high density film fill sandwiched between low density film fill
Sewing machine auxiliary storage compartment
Fuel cell having separator with cell voltage terminal