Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Dose escalation enzyme replacement therapy for treating acid sphingomyelinase deficiency
Virtual physician acute myocardial infarction detection system and method
System and methods for random parameter filtering
Image reproduction system and image reproduction processing program
Methods of operating non-volatile memory devices during write operation interruption, non-volatile memory devices, memories and electronic systems operating the same
Providing policy-based operating system services in an operating system on a computing system
In-store marketing sign
  Randomly Featured Patents
Method for knockout mutagenesis in Streptococcus pneumoniae
Plain bearing with multiple load bearing surfaces
Film scanner
Blank for eyeglass lenses having ellipse-like edge curves and means and method for selecting
Surgical fixation system and method
Method of providing an abrasion resistant coating
Composite self-cohered web materials
Semiconductor package with controlled solder bump wetting
Multiple purpose coat hanger
Step ladder section