Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Methods of packaging imager devices and optics modules, and resulting assemblies
Data portal for concurrent assessment
Process for recovering and recycling an acid catalyst
Cantilevered probe detector with piezoelectric element
Method and apparatus for optimizing transmission diversity
Scoring users of network based users
Touch panel structure and manufacturing method thereof
  Randomly Featured Patents
Non-flammable cushioning and sealing sheet and method for preparing the same
Strawberry plant named `Reliance`
Variable optical-property element
Motor grader with bar linkage blade positioning apparatus
Variable orifice control means
Shredding process and apparatus for carrying out said process
Bellows of a connecting corridor between two hinge-linked vehicles or vehicle parts
Preparation of C-13 hydroxyl-bearing taxanes using nocardioides or a hydrolase isolated therefrom
Thermoelectric conversion material and producing method thereof, and thermoelectric conversion element using the same
Jewelry wire bender