Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Reovirus for the treatment of cellular proliferative disorders
Systems and methods for determining muscle force through dynamic gain optimization of a muscle PID controller for designing a replacement prosthetic joint
Managing aging of silicon in an integrated circuit device
UV exposure method for reducing residue in de-taping process
Crowd validated internet document witnessing system
System and method for internet based procurement of goods and services
LED light source lamp having drive circuit arranged in outer periphery of LED light source
  Randomly Featured Patents
Method for recovering proteins from the interstitial fluid of plant tissues
Expandable surface mount box for transmission line connectors
Warp measurement device
Vortex generator for centrifugal fans
Method and apparatus for decoding a signal
Thiopolymers, their derivatives and methods for their preparation and use
Arm locking mechanism for side out awning
Ideal visual ergonomic system for computer users
Hybrid tea rose plant named `TAN99065`
Filled bread product and a method for making the product