Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Balanced input buffer circuit for semiconductor memory










Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.








 
 
  Recently Added Patents
Image output method and device, and image display
Electric connection box
Shoe
Synthesizing VHDL multiple wait FSMS into RT level FSMS by preprocessing
Zero-copy network and file offload for web and application servers
Real-time RSL monitoring in a web-based application
Pull through coronary sinus pacing lead
  Randomly Featured Patents
D-clamp vise
Method for producing a superior insurance model for commodity event risk
System, method, and computer program product for maintaining consumer privacy and security in electronic commerce transactions
Multiple-purpose utility vehicle
Kitchen scale
Intermediates for the preparation of acylcyclohexanediones and the oxime ethers thereof
Router guide attachment
Two-stroke internal combustion engine having improved fuel porting
Method and system for generating and employing a secure integrated development environment
Multicompartment ice bag with attaching means