Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Balanced input buffer circuit for semiconductor memory










Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.








 
 
  Recently Added Patents
Enzymatic demethylation of flavonoids
System and method for managing content on a network interface
ASICs having programmable bypass of design faults
Systems and methods for velocity profile based approach to point control
Production of battery grade materials via an oxalate method
Method of treating cancer using a survivin inhibitor
Semiconductor devices having through electrodes and methods of fabricating the same
  Randomly Featured Patents
Horticulture grow light housing
Disposable wearing article and process for making the same
Dual shower head unit
System and method for measuring interactive voice response application efficiency
System for detecting a transmission error
Image-taking apparatus
Dual-mode lock with a combination identification function
System and method for fast dynamic link adaptation
Manufacture of alpha-arylalkanoic acids and precursors
Variable-resistance material memories and methods