Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Pixel structure of a solid-state image sensor employing a charge sorting method
Solid-state imaging device and electronic apparatus with antireflection structure
Image forming apparatus with static elimination
Real-time application of filters based on image attributes
Method and system for streaming digital video content to a client in a digital video network
Method of controlling mechanical mechanisms of optical storage apparatus for peak power/current reduction, and related optical storage apparatus and machine-readable medium
Gateway channel utilization
  Randomly Featured Patents
System and method for application function consolidation
Method of imaging a coding pattern with data elements encoding by multi-pulse position modulation
Driving force transmission device
Apparatus and method for automatically securing borderwires on mattress innersprings
Automatic user profiling
Charger for electric accumulators
Pipe saddle
Drinking device for handicapped persons
Method of assessing bond integrity in bonded structures
Automatic external data synchronization method