Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
System and method for access of user accounts on remote servers
Inducement of organogenetic tolerance for pancreatic xenotransplant
Drugs for prophylaxis or mitigation of taxane-induced neurotoxicity
Systems and methods for tracking power modulation
Bird deterrent
Equipment to facilitate money transfers into bank accounts
  Randomly Featured Patents
Acoustic liner for gas turbine engine
Adjustable heel assembly and shoe including the same
Transposition circuit
Apparatus and methods for generating uninterruptible AC power signals
Volume control circuits for use in electronic devices and related methods and electronic devices
Flameproof polymer composition
Interface for laser eye surgery
Apparatus to control the dispersion and deposition of chopped fibrous strands
Method and embossing die for producing a body structural part from a vault-structured sheet metal
16.alpha.-methyl-17.alpha. 20-epoxysteroid and process