Resources Contact Us Home
Balanced input buffer circuit for semiconductor memory

Image Number 2 for United States Patent #4280070.

A random access read/write MOS memory device employs bistable latch or buffer circuits as the address inputs, data inputs, and the like. The buffers function to latch the data or address to allow the inputs to change states. The buffer is activated by TTL level inputs, exhibits low capacitance at its input, and switches states fast enough to allow rapid multiplexing of the addresses. Noise immunity is improved by selective implants of some of the transistors, and by use of filter capacitors connected between input nodes and Vss rather than Vdd.

  Recently Added Patents
Method for releasing a locking in mobile terminal and mobile terminal using the same
Methods of packaging imager devices and optics modules, and resulting assemblies
Integrating map-reduce into a distributed relational database
PEGylated, extended insulins
Anti-phishing system and method
Methods of preventing and treating viral infections by inhibiting the deISGylation activity of OTU domain-containing viral proteins
Process for preparing substituted aromatic carboxylic acids
  Randomly Featured Patents
Landing system for well casing
Method for increasing the efficiency of a causticizing process
Image fixing apparatus and thin tube-like endless film having inner and outer layers
Motorcycle towing device and method
Resilient stop assembly for impact tool
Mobile medical device image and series navigation
Compound for treating angiogenesis
Utility vehicle equipped with extendable cargo bed
Resonantly driven pavement crusher