Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Cycle increment duration measuring and display unit










Image Number 2 for United States Patent #4256953.

An apparatus for motivating an operator's performance by measuring the durations in a plural step repeating work cycle of a machine of at least a step whose duration is mostly controlled by an operator and displaying for the operator's observation the duration of the immediately prior step, the average duration of said operator's steps from the beginning of a work period, the average of all operator's steps, a standard predetermined duration of the step and the maximum duration of the step that is added to the average together with displaying at least some of the same durations for at least one or more other steps performed during the cycle and/or of the complete cycle together with the number of down or non-operating occurrences and the elapsed time thereof.








 
 
  Recently Added Patents
Implementing state-of-the-art gate transistor, sidewall profile/angle control by tuning gate etch process recipe parameters
Workflow-enabled client
Lifting apparatus
Faucet handle
Illumination apparatus for microlithography projection system including polarization-modulating optical element
Prodrugs of [4 [4-(5-Aminomethyl-2-fluoro-phenyl)-piperidin-1-yl]-(1H-pyrrolo-pyridin-yl- )-methanones and synthesis thereof
LED illumination control using a simple digital command structure
  Randomly Featured Patents
Compact disc player
Single ply webs with increased softness having two outer layers and a middle layer
User interface features for a watch
Fiber optic cable with connector
Use of a tospoviral nucleid acid molecule for broad-spectrum transgenic resistance against different tospoviruses
Implementing a design flow for a programmable hardware element that includes a processor
Tribological head-disk interface testing system
Multi-speed transmission with countershaft gearing
Karaoke apparatus with aural prompt of words
Method of operating a system-on-a-chip including entering a standby state in a non-volatile memory while operating the system-on-a-chip from a volatile memory